Arasan Announces USB 2.0 PHY in Ultra Low Power TSMC 40LP

San Jose, CA. -  Arasan’s USB 2.0 PHY has been designed to target mobile devices and the automotive market. This IP expands Arasan’s library of nodes, now available from 180nm to 28nm from major foundries including automotive grade qualifications. Ubiquitous in PCs, USB 2.0 is now the charging and media transport interface for billions of mobile products from Smartphones to headphones. USB is pervasive in all electronic segments including automotive, enterprise, medical and industrial applications.

Arasan entered the USB 2.0 PHY IP market with the acquisition of the silicon-proven Mentor technology. Arasan engineering successfully integrated the technology into Arasan’s design flow to ensure interoperability with its controllers. Arasan is the only company to offer the complete suite of USB 2.0 IP products including the USB 2.0 Host, Hub, Device, OTG, and PHY. Arasan also offers the HSIC option for chip to chip connections over USB.

“With 20 years of USB experience and over 100 USB Semiconductor Licensees, Arasan is the Total USB IP Solution provider”, Chari Santhanam, Arasan VP. of Engineering and a recognized expert on USB IP.

Availability

Arasan’s USB 2.0 IP PHY and USB 2.0 controller IP are available for immediate delivery. Contact sales@arasan.com for more information.

About Arasan

Arasan Chip Systems is a leading provider of Total IP Solutions for mobile and the next generation of Smart applications from home to automobile. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for Ethernet, MIPI, PCIe, USB, UFS, SD, SDIO, eMMC, and UFS. Arasan’s Total IP products serve system architects and chip design teams in applications that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy