Aldec delivers enhanced UVM Support and New Debugging Features with the latest release of Riviera-PRO

Henderson, NV – March 09, 2016 –  Aldec, Inc., today announces the latest release of  Riviera-PRO™ 2016.02 - Advanced Verification Platform. Riviera-PRO is a tightly integrated solution for functional verification of complex System on Chip (SoC), ASIC and FPGA designs. This new release of Riviera-PRO brings enhanced support for Universal Verification Methodology (UVM) and significant performance improvements in simulation and verification along with new debugging features added to increase the verification productivity.

The complexities of today’s designs are driving the adoption of Universal Verification Methodology (UVM) higher and higher. While Universal Verification Methodology (UVM) does bring a cutting edge verification solution to simulation doorstep but along comes the performance bottleneck.

“Verification of complex designs using a simulation-based approach poses the big challenge of writing enough test vectors,” said Satyam Jani, Riviera-PRO Product Manager “SystemVerilog constraint randomization offers a nice solution to this issue, but at this point the performance of simulator becomes more critical. Aldec has always worked diligently to improve the simulation performance for such advanced verification techniques and, with this release of Riviera-PRO 2016.02, we have significantly improved the performance for random constraints with expressions containing the division operator (/) or linear equations.”

In addition to rolling out official support for Windows® 10, Riviera-PRO 2016.02 also introduces a new debugging tool, Design Units Window. This feature allows users to easily list the design units from multiple simulation dataset. Design Unit Window also shows coverage data on a per-unit basis from the coverage results of live simulation.

The 2016.02 release of Riviera-PRO also includes numerous new features, enhancements, and performance optimizations. For additional information, tutorials, free evaluation download and What’s New Presentation, visit  http://www.aldec.com/Products/Riviera-PRO .

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions.  www.aldec.com




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Diversity: Really, who cares
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy