ALLEGRO DVT LAUNCHES AVS2 COMPLIANCE STREAMS

Grenoble, France - Allegro DVT, the leading provider of video codec compliance test suites and hardware video IPs, complements its extensive portfolio of video codecs test suites with the release of new AVS2 compliance streams which allow validation of AVS2 decoders with the latest version of this emerging video coding standard.

AVS2, China's next generation video codec, is developed by the AVS workgroup with a target to achieve more compression efficiency than the current AVS standard. It is expected that AVS2 will reduce the video bitrate by 50% without any loss in quality.

Allegro DVT developed a unique technology to generate multi-codec elementary and system compliance streams. Allegro DVT's AVS2 test suites also leverage the company's extensive experience in developing audio/video compliance test streams. These new test suites cover the AVS2 Main and Main-10bit Profiles, up to 3840x2160@60fps resolution. Allegro DVT continues to follow the evolution of the AVS2 standard and will update its AVS2 test suites as needed.

Pierre Marty, CEO of Allegro DVT, commented: "Allegro DVT provides the industry's most comprehensive compliance streams solutions. The addition of AVS2 test streams proves our commitment to helping the industry deploy new products as new video codecs emerge".

About Allegro DVT

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC, H.265/HEVC and VP9 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC, H.265/HEVC and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.

To learn more about Allegro DVT's compliance streams, visit: http://www.allegrodvt.com




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise