IntoPIX Announces Its New Generation Of AES IP-Cores Supporting Higher Bitrate up to 10/100 Gbps with Optimized Footprint to Secure Network Transmission In AV Applications

MONT-SAINT-GUIBERT, Belgium — (BUSINESS WIRE) — January 19, 2016 — intoPIX, a leading provider of IP cores for security and video compression, announced today the extension of its AES encryption IP core family to support higher bitrates applications from 10 to 100 Gbps and additional features. Thanks to its high performance and scalable architecture, customers can now build optimal solutions for both compressed and uncompressed secured video transmission links.

The IPX-AES IP-Cores provide an efficient and flexible implementation of the Advanced Encryption Standard (AES) offering several functions and operating modes. The AES family of cores supports both 128-bit and 256-bit keys and follows the Advanced Encryption Standard.

The flexible architecture allows combining several functions and operating modes on very small footprints. Modes can be used separately or combined into a single design: ECB (Electronic Code-Book), CBC (Cipher Block Chaining), CTR (Counter). A specific wrapper to support GCM (Galois/Counter Mode) is also available.

“Our AES IP cores are ideal for high speed networking and video over IP. Thanks to our unique architecture, we propose a flexible solution enabling trade-off between area, performance and technology”, said Gael Rouvroy, CTO of intoPIX.

About intoPIX SA

intoPIX is a leading supplier of image compression technology to audiovisual equipment manufacturers. We are passionate about offering people a higher quality image experience and have developed FPGA IP-cores and software tools that enable leading-edge TICO Lightweight compression, JPEG 2000 compression, security, video over IP and hardware enforcement. More information on our company, customers and products can be found on www.intopix.com.



Contact:

intoPIX SA
Jean-Baptiste Lorent
Email Contact




Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise