Allegro DVT Announces the Adoption of Its HEVC System Compliance Streams by TPV (PRNewswire)

GRENOBLE, France, December 10, 2015 /PRNewswire/ -- Allegro DVT, the leader in audio/video compliance streams, announces that TPV, a worldwide leading manufacturer of monitors and LCD TVs, has adopted Allegro DVT's DVB HEVC System compliance streams for the validation of a new range of HEVC-enabled LCD TV models.

Allegro DVT developed a unique technology to generate multi-codec audio/video/system compliance streams.  The technology provides two levels of verification: quick visual check complemented with an in-depth analysis using accurate measuring tools. TPV used Allegro DVT's DVB HEVC System streams to specifically carry out logo oriented pre-certification tests on its new TV models against the latest DVB standard specifying H.265/HEVC codec.  

The test suite also includes other advanced features which allowed TPV to achieve extensive coverage of dynamic picture resolution changes, Active Format Descriptor (AFD) changes and Audio/Video synchronization.

Pierre Marty, CEO of Allegro DVT, commented "We are proud to count TPV among the adopters of our compliance stream technology. With the advent of HEVC, an efficient yet very complex codec, CE vendors need robust test tools to validate all the corner cases of the standard. Allegro DVT has developed a comprehensive test suite for this purpose leveraging our 12 year-experience in audio/video compliance streams."

To learn more about Allegro DVT's compliance streams, visit  http://www.allegrodvt.com/

About Allegro DVT 

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC, HEVC/H.265 and VP9 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC, HEVC/H.265 and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.

For more information, visit  Allegro DVT's website or contact  Email Contact.


Contact: 

Ivan Petkov
+33(0)4-76-42-66-85




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise