Renesas Electronics Delivers R-Car H3, First SoC from the Third-Generation R-Car Automotive Computing Platform for the Autonomous-Driving Era

Evolutionary R-Car Features Improved Computing Performance and Automotive Functionality Safety Support

SANTA CLARA, Calif. — (BUSINESS WIRE) — December 2, 2015 — Renesas Electronics Corporation (TSE: 6723), a premier supplier of advanced semiconductor solutions, today unveiled the third-generation R-Car, an automotive computing platform solution for driving safety support systems and in-vehicle infotainment systems. The new R-Car H3 System-on-Chip (SoC), the first member of the third-generation R-Car, delivers CPU performance, image recognition processing, ISO 26262 (ASIL-B) compliance, and a system in package (SiP) with external memory to enable a wide range of automotive applications.

The R-Car H3 realizes powerful automotive computing performance exceeding that of the predecessor R-Car H2. This enables system manufacturers to utilize the new R-Car H3 as an automotive computing platform to play a key role in the autonomous-driving era.

To make the new device ideal for driving safety support systems, the R-Car H3 provides cognitive computing capabilities, an enhanced computing performance that can process large volumes of information from vehicle sensors accurately in real-time, and enables system manufacturers to run applications that require complex processing, such as obstacle detection, driver status recognition, hazard prediction, and hazard avoidance. To further accelerate the driving safety support systems, the R-Car H3 also conforms to the ISO 26262 (ASIL-B) functionality safety for automotive.

Furthermore, in in-vehicle infotainment systems, the need for connectivity between various systems and services such as smartphones and cloud services is growing. These have led to a significant increase in the volume of data transmitted from outside the system. Therefore, there is a demand for human-machine interface (HMI) computing to process these large amounts of data accurately in real-time. The outstanding performance power of the R-Car H3 makes excellent graphics design possible to realize advanced applications and rich HMI.

The R-Car H3 is an automotive computing platform ideal for the autonomous-driving era with significantly improved cognitive computing and HMI computing capabilities for advanced driving support systems as well as in-vehicle infotainment systems.

Key features of the new R-Car H3:

(1) Support for a wide range of applications as an automotive computing platform

To enable system manufacturers to utilize the R-Car H3 as an automotive computing platform, the new device realizes powerful automotive computing performance exceeding that of the predecessor R-Car H2. To process large amounts of information accurately in real-time, the R-Car H3 is built around the ARM® Cortex®-A57/A53 cores, employing the newest 64-bit CPU core architecture from ARM. It achieves processing performance of 40,000 DMIPS (Dhrystone million instructions per second (Note 1)) for enhanced processing power. The R-Car H3 also features the PowerVR™ GX6650 as the 3-D graphics engine to deliver reliable information to drivers at the right timing. Based on the latest architecture from Imagination Technologies, it delivers approximately three times the shader calculation (Note 2) processing performance of the R-Car H2.

The on-chip IMP-X5 parallel programmable engine offers advanced image recognition technology in addition to the CPU and GPU. Exclusive to Renesas, the IMP-X5 is a recognition engine that is optimized for interoperation with the CPU. It delivers four times the recognition performance of the earlier IMP-X4 image recognition engine, embedded in the second-generation R-Car family.

The R-Car H3 is the first automotive SoC in the world to adopt the 16nm process. By realizing this high performance as well as compliance with the ISO26262 (ASIL-B) standard for automotive functional safety, the R-Car H3 can be used as an automotive computing platform that supports a wide range of applications, including advanced driving safety support systems and in-vehicle infotainment systems.

(2) Improved system level performance based on the results of rich in-vehicle infotainment systems

As the market leader (Note 3) for worldwide in-vehicle infotainment SoC, Renesas has a surpassing system performance based on passed results. Especially by optimizing the internal bus architecture of the SoC, and improving the bandwidth of the DDR memory, the R-Car H3 realizes four times the memory bandwidth compared to the R-Car H2, which enables the system manufacturer to run multiple applications.

Addressing the demand for higher resolution video playback on multiple displays, the R-Car H3 incorporates video codec engine exclusive to Renesas that supports new video compression formats and achieves two times the video playback performance of the R-Car H2.

The R-Car H3 also incorporates enhanced security functions for a more robust boot protection process as well as protection against external cyber-attacks.

The R-Car H3 delivers drastically improved functionality and system level performance, making it possible to utilize the R-Car H3 for a long period of time.

(3) Availability of SiP modules with external memory to reduce the design workload

SiP modules support high-speed external DDR memory interface design with the R-Car H3. As the connection speed between the SoC and DDR memory rises, and the number of signal lines increases, burdens and complexities of PCB design increase. These have become important issues for system manufacturers. By developing modules with an SoC connected to DDR memory, Renesas is reducing the burden as well as the PCB costs and complexities associated with the design. In addition to the SoC and DDR memory, the modules include serial flash memory required for initial boot-up. This means the design tasks from boot-up through DDR memory operation can be eliminated and system manufacturers adopting the R-Car H3 can reduce their design tasks and risks.

1 | 2 | 3  Next Page »



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise