Credo Delivers Industry's Lowest Power 16nmFF+ 28G LR-Compliant SerDes IP With Comprehensive Development Platform

MILPITAS, CA--(Marketwired - December 02, 2015) - Credo Semiconductor, a global innovation leader in Serializer-Deserializer (SerDes) technology, today announced the commercial availability of a complete development platform for its advanced 28G SerDes IP on the TSMC 16nmFF+ process node. The IP has been proven to deliver the industry's lowest power, consuming less than 200mW per transceiver at long reach (LR), and can be immediately deployed in chips and systems supporting a variety of industry standards such as IEEE 802.3bj and OIF CEI-25G-LR.

"By shattering perceived barriers in performance, power and process scalability, our SerDes IP enables SOC designers to rethink their design approach - the key factor in enabling true product innovation," said Jeff Twombly, vice president of Business Development for Credo. "Interconnect speeds in the data center are quickly transitioning to 25G, and Credo is well-positioned to enable the necessary SOC innovation at the 16nmFF+ process node with a comprehensive development platform."

Designers use Credo's SerDes technology to accelerate throughput and deliver end-to-end signal integrity in next-generation platforms requiring single-lane 25G, 50G, and 100G connectivity, such as next-generation switches and routers for 100G and 400G enabled networks.

Credo's 28G SerDes development platform features:

  • Characterized silicon results on TSMC 16nmFF+
  • Less than 200mW dissipation per SerDes transceiver
  • Self-contained evaluation board with a robust GUI
  • Advanced and flexible equalization capabilities with >35dB of insertion loss performance at PRBS31
  • Excellent random jitter performance of <150fs
  • Complete diagnostic suite
  • Broad standards support
  • Support for a broad range of data rates from 1.25G to 28.25G
  • Comprehensive documentation, modeling, layout and verification information

Availability and Packaging

The Credo 28G SerDes IP is available now on both TSMC 16nmFF+ and TSMC 28-nm process nodes. Deliverables include User and SoC integration guides; netlist; timing library; register map; Verilog, ATPG, and IBIS-AMI models; LEF views; Layout Versus Schematic (LVS) and Design Rule Check (DRC) reports.

Companies interested in learning more about the company's current silicon and intellectual property engagement options, as well as future developments, should contact sales@credosemi.com.

About Credo Semiconductor

Credo is a leading provider of high performance, mixed-signal semiconductor solutions for the data center, enterprise networking and high performance computing markets. Credo's advanced Serializer-Deserializer (SerDes) technology delivers the bandwidth scalability and end-to-end signal integrity for next generation platforms requiring single-lane 25G, 50G, and 100G connectivity. The company makes its SerDes available in the form of Intellectual Property (IP) licensing on the most advanced processing nodes and with complementary product families focused on extending reach and multiplexing to higher data rates. Credo is headquartered in Milpitas, California and has offices in Shanghai and Hong Kong. For more information: www.credosemi.com



Press Contact:

Joany Draeger

Draeger Communications

650-868-8945

Email contact






Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Qualcomm’s Lu Dai: Energetic leadership for Accellera
More Editorial  
Jobs
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Upcoming Events
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy