The DELTA breakthrough: the standard for embedding power management systems at IP SoC Days Grenoble

Grenoble, France – Many fabless companies compete for the attractive market of IoT, questing after the most innovative products and design flows to combine  performance and  power savings. While it is common to optimize the different loads (power domains), it is worth noting that a significant amount of power can be wasted in an inappropriate assembly of voltage regulators.

As a result, easing and securing the implementation of an optimized network of embedded voltage regulators (known as Power Management Network or PMNet) emerges as an acute need for SoC Integrators. The  DELTA standard , made public by Dolphin Integration, promotes a set of rules to optimize a PMNet with a library of  reusable voltage regulatorsfor diverse challenges (low BoM, low power, maximum efficiency…) at SoC level. The Figure of Merit chosen for each SoC helps select the optimal combination of  Delta-compliant regulators as well as recommendations to ensure a robust assembly.

To keep providing state-of-the-art power management solutions and gathering  momentum, Dolphin Integration keeps updating the Delta Standard.

Latest key evolutions:

  • A budget is allocated to the different contributors to IR drop in order to keep voltage variations within the +/-10 % tolerance of characterization range: DC source accuracy, static IR drop and dynamic IR drop.
  • New Views are required to allow power management optimization. Typically,  simulation models and  tolerance templates  are provided to check the proper matching between regulators and their loads.

Discover the complete  Delta Standard at our keynote speech at  IP SoC Days Grenoble, on Wednesday December 2, 2015.




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy