Media Alert: Cadence to Showcase ARM-Optimized Solutions for Developing Complete Systems at ARM TechCon 2015

SAN JOSE, Calif., Nov. 3, 2015 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced it plans to showcase its ARM®-optimized solutions that make complete systems possible at ARM TechCon 2015. The event is scheduled for November 10-12, 2015, in Santa Clara, Calif., with Cadence, a diamond sponsor, in booth #200.

Cadence Logo

WHAT:

Cadence is scheduled to deliver several presentations developed for the ARM community. The scheduled Cadence® speaking sessions are:

  • Case Study: Optimizing GPU Performance Through Matched DDR Subsystem Design: Tuesday, Nov. 10, 11:30am, Nick Heaton, Cadence distinguished engineer, and Mladen Wilder, ARM senior principal engineer
  • Miniaturizing Sensing and Power for IoT Design: Wednesday, Nov. 11, 10:30am, Ian Dennison, Cadence senior group director, R&D, and Tim Menasveta, ARM CPU product manager
  • Multi-Abstraction Hardware/Software Debug for ARMv7/8-Based SoCs: Wednesday, Nov. 11, 11:30am, Frank Schirrmeister, Cadence group director, product management, Larry Melling, Cadence product management director, and Robert Kaye, ARM technical specialist
  • High-Performance Implementation of ARM Cortex®-M7 Processor in Embedded Flash Technology, Wednesday, Nov. 11, 11:30am, Emmanuelle Amouriaux, Cadence staff applications engineer, and Alain Sermesse, Atmel physical design manager
  • Reducing Margin Pessimism in ARM IP with LVF and Statistical On-Chip Variation: Wednesday, Nov. 11, 2:30pm, Igor Keller, Cadence distinguished engineer, and Jim Dodrill, ARM senior principal engineer
  • Validating the Performance Envelope of Configurable Cache-Coherent Systems: Wednesday, Nov. 11, 3:30pm, Nick Heaton, Cadence distinguished engineer and Jeff Defilippi, ARM product manager
  • New Verification Requirements for ARM AMBA® AHB-Based IoT Systems on Chip (SoCs): Wednesday, Nov. 11, 4:30pm, Avi Behar, Cadence product marketing director, Verification IP, and William Orme, ARM product manager
  • Achieving Perfect Power/Performance/Area/Thermal Balance for Apps Processor Cores in FinFET Nodes: Thursday, Nov. 12, 10:30am, Sumit Goswami, Qualcomm engineering director
  • Practical ARM CPU Digital Implementation on TSMC 10nm: Thursday, Nov. 12, 11:30am, Paddy Mamtora, Cadence product engineering group director, and Tim Whitfield, ARM director of engineering
  • Portable and Reusable System-Level Verification Use Cases for ARM-Based SoCs: Thursday, Nov. 12, 11:30am, Larry Melling, Cadence product management director, and,   Swami Venkatesan, solutions architect
  • Implementation of ARM Cortex-A17 Quad-core in GLOBALFOUNDRIES 22FDX Technology: Thursday, Nov. 12, 2:30pm, Dr. Joerg Winkler, GLOBALFOUNDRIES fellow design engineer, and Dr. Tamer Ragheb, GLOBALFOUNDRIES digital design methodology manager
  • Architecting and Customizing SoC Infrastructure for Optimum Mobile SoC Performance: Thursday, Nov. 12, 2:30pm, Nick Heaton, Cadence distinguished engineer, and William Orme, ARM strategic marketing manager, Interconnect Products
  • Enabling Power Closure and Power Analysis for ARM Systems: Thursday, Nov. 12, 4:30pm, John Decker, Cadence low-power solutions architect

New this year is the Cadence "Expert Bar" in booth #200, where attendees can hold in-depth discussions on a variety of design challenge topics with Cadence experts. Throughout the two exhibit days, experts will be available on topics such as IoT design, verifying AMBA protocol compliance, embedded software debug and digital implementation of ARM IP. To see the full schedule, visit the Cadence events website at http://www.cadence.com/cadence/events/Pages/event.aspx?eventid=1008.

To register for the conference, visit http://www.armtechcon.com

WHEN:

ARM TechCon is scheduled for November 10-12, 2015.

WHERE:

Santa Clara Convention Center in Santa Clara, Calif.

Cadence is located in booth #200.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at http://www.cadence.com.

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. ARM, AMBA, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All other trademarks are the property of their respective owners.

For more information, please contact:

Cadence Newsroom
408-944-7039
newsroom@cadence.com

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/media-alert-cadence-to-showcase-arm-optimized-solutions-for-developing-complete-systems-at-arm-techcon-2015-300171154.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy