Lapses in IC Security Can “Make or Break” Technology Infrastructure Protection

NIST Fellow to Address IC Design Security at Si2CON, October 6 in Santa Clara

AUSTIN, Texas, Sep 24, 2015 -- ( BUSINESS WIRE)-- Security threats specific to integrated circuit design and manufacturing are real and growing, and over time have the potential to make or break the nation’s goal of building a defensible and survivable information technology infrastructure

“Counterfeiting, reverse engineering and sabotage are serious threats and from a security standpoint just as important as components, systems and other parts of the infrastructure.”

Ron Ross, Ph.D., a fellow at the National Institute of Standards and Technology (NIST), offered that assessment while discussing his upcoming keynote presentation at the 19th Si2CON, Tuesday, October 6, at the Biltmore Hotel, Santa Clara, Calif. His presentation is titled Rethinking Cybersecurity from the Inside Out: An Engineering and Life Cycle-Based Approach for Building Trustworthy Resilient Systems.

“Software and system developers can no longer take the security of computer hardware for granted,” Dr. Ross said. “Counterfeiting, reverse engineering and sabotage are serious threats and from a security standpoint just as important as components, systems and other parts of the infrastructure.”

Dr. Ross leads the Federal Information Security Management Act Implementation Project, which includes the development of security standards and guidelines for the federal government, contractors, and the United States critical information infrastructure.

Si2CON is presented by the Silicon Integration Initiative and features speakers from leading semiconductor and electronic-design automation (EDA) companies. Speakers will focus on such industry-wide topics as Design for Security, Business in China and highlights of key Si2 projects. The complete agenda can be found at: http://www.si2.org/?page=2129.

Other keynote speakers are:

  • Robert “Bob” Smith, executive director, Electronic Design Automation Consortium (EDAC), China – New Center of the Semiconductor Universe (?)
  • Allen Lu, president, SEMI China, Challenges and Opportunities of the China Semiconductor Industry

A panel session, Pros and Cons of Collaboration, will be moderated by Shishpal Rawat, chairman of Accellera, and director of Business Enablement Programs, Intel Corp.

Other presentations include discussions of new development programs at Si2: a gallium nitride transistor SPICE model from the Compact Model Coalition, proof of concept results of low power model, the OpenDevices program, and an Intel application of OpenAccess scripting interface applied to a production environment.

Breakfast, lunch and a post-conference networking session are included. Cadence Design Systems and Spectral Design & Test are the event sponsors.

To register on-line: http://www.si2.org/Si2Con/2015/Si2Con_2015_registration.php or use a fax/mail form: http://www.si2.org/?page=2192.

About Si2: Si2 is the largest organization of industry-leading semiconductor, systems, EDA and manufacturing companies focused on the development and adoption of standards to improve the way integrated circuits are designed and manufactured. Si2’s focus is to speed time-to market, reduce costs, and meet the challenges of sub-micron design. Now in its 27th year, Si2 is uniquely positioned to enable timely collaboration through dedicated staff and a strong implementation focus driven by its member companies. Si2 represents approximately 80 companies involved in all parts of the silicon supply chain throughout the world.

Contacts:

Silicon Integration Initiative
William Bayer, 512-342-2244 x304




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise