NI AWR Software Presentation Featuring Load-Pull Techniques Accepted at Power Amplifier Symposium

EL SEGUNDO, Calif. – September 17, 2015  -- NI (formerly AWR Corporation) announces that NI AWR Design Environment™ V12’s new load pull features for power amplifier design will be the topic of a paper given by Chris Bean of AWR Group, NI at the Topical Symposium on Power Amplifiers for Wireless Communications being held September 21-22, 2015 in San Diego.

The paper, “Designing with Enhanced Load-Pull Measurements for High Power Amplifiers,” describes how the ability to produce equivalent measurements entirely within EDA software is necessary in order to provide simulated data sets that can be compared to empirical data, enabling circuit simulators to be used not only for data manipulation and circuit design, but for improving the accuracy of nonlinear device models.

The Topical Symposium on Power Amplifiers for Wireless Communications is a forum for the discussion of handset and base station power amplifier concepts and demonstrations, as well as power transistor and integrated circuit development and modeling, nonlinearity modeling and linearization approaches, system requirements and measurement techniques.  For more information and to register to attend this informative symposium, visit pasymposium.ucsd.edu/.

Where:

University of California, San Diego Campus, Atkinson Hall

When:

Monday, September 21, 1:30 p.m.

 




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy