PLDA Announces New, PCIe-based Embedded Switch Design, Enhancing Embedded Platform Design and Efficiency

PLDA’s Embedded Switch Design dramatically reduces BOM costs and latency versus external switches, while optimizing power consumption and system performance

SAN JOSE, California — (BUSINESS WIRE) — June 23, 2015 — PLDA, the industry leader in PCI Express® controller IP solutions, today announced an embedded switch design that addresses multiple challenges within embedded platforms. Embedded platforms typically include components from multiple vendors who employ PCIe as the main I/O protocol. By adding an embedded switch design to their products instead of relying on external, chip-based solutions, chip designers can implement an increasingly complex embedded PCIe subsystem, enhance connectivity and enable additional PCIe features while optimizing the overall foot print and power consumption.

The new, PLDA embedded switch design addresses several key design challenges including:

  • Connecting devices with different throughput and different PHY PCS I/f
  • Routing logic for configuration packet, memory write/read and I/O packet, power management and interrupt
  • Peer-to-peer management
  • Arbitration to adapt ports operating at different rate/lane speeds
  • Error handling and error management
  • Testing and debugging

“We have found that our valued design customers are constantly searching for ways to optimize their projects. By incorporating an embedded switch design into their chips, customers are able to solve real world problems including minimizing the number of external chips, reducing the number of PHYs required and enabling reuse of existing designs” said Stephane Hauradou, CTO of PLDA. “Transitioning from an external switch or ASSP to an embedded switch design can significantly reduce bill-of-material (BOM) costs and system power while increasing overall system performance improvement through reduction in parts and their latency.”

Learn More about the PLDA Embedded Switch Design at the PCI-SIG Developers Conference – June 23, 2015
PLDA Field Application Engineer, Michael Fernandez, will be presenting an in-depth technical paper on embedded switch designs at the PCI-SIG Developers conference on Tuesday, June 23, 2015 from 3:30 pm – 4:30 pm in Santa Clara, California. For additional information, please contact PLDA directly at sales@plda.com.

About PLDA
PLDA has been successfully delivering PCI and PCI Express IP for more than 18 years. With over 5,800 licenses, PLDA has established a vast customer base and the world’s broadest PCIe ecosystem. PLDA has maintained its leadership over four generations of PCI Express specifications, enabling customers to reduce risk and accelerate time to market for their ASIC and FPGA based designs. PLDA provides a complete PCIe solution with its IP cores, FPGA boards for ASIC prototyping, PCIe BFM/testbench, PCIe drivers and APIs. PLDA is a global company with offices in North America (San Jose, California) and Europe (France, Italy, Bulgaria).

All trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

###



Contact:

PLDA
Romain Tourneau, +33 4 28 38 04 66
Marketing Manager
Email Contact




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy