NI AWR Design Environment Enables Nanjing University Students to Design Miniaturized Bandpass Filter

EL SEGUNDO, Calif.  June 3, 2015 -- NI (formerly AWR Corporation) announces that Nanjing University of Science and Technology (NUST) electronic engineering students have designed a miniaturized bandpass filter (BPF) using NI AWR Design Environment™ software. BPFs are essential in many modern system-in-package applications, but are also among the largest components, making it difficult to achieve the small footprint demanded for today’s communication products without sacrificing performance. NUST students set out to design a miniaturized lumped-element 10-layer low temperature co-fired ceramic (LTCC) BPF of which the main challenge was size reduction.

“There was no easy way before to construct the models for vertically multilayer interdigital capacitors and multilayer spiral inductors in the coordinate oriented software,” said NUST students Bo Zhou, Weixing Shent, and Yiyuan Zheng. “Microwave Office software offers a very easy and efficient way to design LTCCs using its built-in process definition tool. Also, we can easily tune, sweep, and optimize the value of the capacitors and inductors using the cutting-edge electromagnetic simulator of AXIEM.”

Where:

The complete success story (English and Simplified Chinese) can be viewed on line at awrcorp.com/customer-stories/nanjing-university-science-and-technology

When:

Immediately.




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy