UMC Adds Calibre Reliability Verification and Interactive Custom Design Verification to Design Enablement Offering

WILSONVILLE, Ore., June 3, 2015 — (PRNewswire) —  Mentor Graphics Corp. (NASDAQ: MENT) today announced that United Microelectronic Corporation (UMC) is developing an IC reliability reference flow for its customers based on the Calibre® PERC™ reliability verification platform. The new flow will help customers improve the long-term reliability of their IC products by detecting subtle design flaws, such as missing electrostatic discharge (ESD) protection circuits that can cause in-field failures. The solution includes predefined checks that are jointly being developed by UMC and Mentor Graphics, which is targeted for all mutual customers using UMC's 28nm manufacturing processes.  An initial release of reliability checks is targeted to be released by UMC towards the end of this year.

Mentor Graphics logo.

UMC and Mentor will preview the planned offering at this years Design Automation Conference in San Francisco, CA. The joint presentation will be Wednesday, June 10, at 2:00PM in the Mentor booth (1432). The information will be presented in Mandarin as well as English.

UMC is also adding the Calibre RealTime solution to their design enablement offerings. UMC simulations using the Calibre RealTime tool have experienced 2X or greater productivity improvement in finding and addressing physical verification issues while doing custom design. The Calibre RealTime tool will allow designers to see verification errors interactively as they are creating circuits in their preferred layout editor. Since the tool uses UMC's golden signoff Calibre design kits, UMC customers will also be able to enjoy the same productivity enhancements documented by UMC.

"Circuit reliability checking requires specialized tool capabilities," said Shih Chin Lin, director of IP Development and Design Support at UMC. "Designers need automated support to identify specific structures like ESD protection circuits, and to calculate internal voltage values to make sure that voltage limits are maintained at every node in the circuit. At the same time, improved productivity is always welcomed by design teams inside of UMC and by UMC's customers. By adding Calibre PERC and Calibre RealTime to our design enablement offering, we will be able to address both of these needs."

The Calibre PERC solution provides unique functionality that enables checks based on information from both the physical layout and the schematic netlist, which defines device types and connectivity. This Logic-Driven-Layout (LDL) analysis capability ensures that all designs, including UMC IP libraries and customer designs, conform to UMC's enhanced ESD and electrical overstress (EOS) design rules. Some of the key ESD/EOS protection techniques include:

  • Verifying the existence of ESD protection circuits at all required locations
  • Ensuring that interconnects along the ESD path from IO pads to power/ground pads have minimal resistance and can withstand large human body model (HBM) surge currents
  • Checking device layout constraints for ESD diodes and resistors
  • Checking that ESD MOS/diode devices are covered in the correct marker layer
  • Ensuring that protection devices are properly connected to a power net with the correct voltage range

The Calibre PERC product, working in concert with the rest of the Calibre platform, detects violations of the reliability design guidelines and also helps designers debug circuit reliability problems by providing a comprehensive view of circuit connectivity, topology, physical layout and design rules.  

"UMC and Mentor have pooled their experience and collaborated on an automated solution that makes it easier for designers to ensure they have a state-of-the-art design for reliability, along with greatly improved design verification productivity," said Michael Buehler-Garcia, senior director of Calibre Design Solutions marketing at Mentor Graphics. "With the growing emphasis on both electronics reliability and shorter design development timelines in automotive, medical and other markets, having both Calibre PERC and Calibre RealTime in your IC toolbox is a critical advantage."

UMC plans to expand the number of checks offered in future releases tied to various process node updates.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

(Mentor Graphics, Mentor, and Calibre are registered trademarks and PERC is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)

For more information, please contact:
David Smith
Mentor Graphics
503.685.1135
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140317/AQ83812LOGO

 

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/umc-adds-calibre-reliability-verification-and-interactive-custom-design-verification-to-design-enablement-offering-300093055.html

SOURCE Mentor Graphics

Contact:
Mentor Graphics
Web: http://www.mentor.com




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
EDI CON China 2017! at Shanghai Convention & Exhibition Center of International Sourcing (SHCEC) No.2739 West Guangfu Road Putuo District, Shanghai (200062) China - Apr 25 - 27, 2017
2017 SEMICON Southeast Asia at SPICE Arena Penang Malaysia - Apr 25 - 27, 2017
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy