MagnaChip Reports First Quarter 2015 Financial Results

 

 

MAGNACHIP SEMICONDUCTOR CORPORATION AND SUBSIDIARIES

RECONCILIATION OF NET INCOME TO ADJUSTED EBITDA AND ADJUSTED NET INCOME

(In thousands of US dollars, except share data)

(Unaudited)



Three Months Ended



March 31,
2015



December 31,
2014



March 31,
2014

Net loss

$

(20,029)


$

(63,830)


$

(21,605)

Adjustments:









Depreciation and amortization


6,870



7,143



7,268

Interest expense, net


4,063



4,134



4,070

Income tax expense (benefit)


1,133



(247)



803

Restructuring and impairment charges




10,269



Equity-based compensation expense


185



407



617

Foreign currency loss, net


3,176



30,161



9,407

Derivative valuation loss (gain), net




(49)



16

Restatement related expenses


7,058



12,145



4,797

Adjusted EBITDA

$

2,456


$

133


$

5,373

Adjusted EBITDA per common share:









- Diluted

$

0.07


$

0.00


$

0.16

Weighted average number of shares - Diluted


34,056,468



34,056,413



34,052,875










Net loss

$

(20,029)


$

(63,830)


$

(21,605)

Adjustments:









Restructuring and impairment charges




10,269



Equity-based compensation expense


185



407



617

Amortization of intangibles




120



357

Foreign currency loss, net


3,176



30,161



9,407

Derivative valuation loss (gain), net




(49)



16

Restatement related expenses


7,058



12,145



4,797

Adjusted net loss

$

(9,610)


$

(10,777)


$

(6,411)

Adjusted net loss per common share:









- Diluted

$

(0.28)


$

(0.32)


$

(0.19)

Weighted average number of shares - Diluted


34,056,468



34,056,413



34,052,875


« Previous Page 1 | 2 | 3 | 4 | 5 | 6  Next Page »



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise