Verific Invites DAC Attendees to Visit Booth for Giraffe Giveaway, Learn About SystemVerilog, VHDL, UPF Parser Platforms

ALAMEDA, CA,  May 28, 2015 -- Verific Design Automation, provider of SystemVerilog, VHDL and UPF parsers invites attendees of the 52nd Design Automation Conference (DAC) to stop by its booth (#2714) to pick up this year's giraffe giveaway and learn more about its SystemVerilog, Verilog, VHDL and UPF parser platforms. Verific's software is used by electronic design automation (EDA) companies, including 24 exhibiting at DAC, as the front end for their analysis, emulation, simulation, synthesis and verification tools.

WHEN: Monday, June 8, and Tuesday, June 9, from 10 a.m. until 7 p.m. and Wednesday, June 10, from 10 a.m. until 6 p.m.

WHERE: Moscone Center, San Francisco

            More details about Verific can be found at: www.verific.com

            Atrenta and Calypto, long-time Verific customers, sponsored the "I LOVE DAC" three-day exhibit program.

While it is no longer available, registration information can be found at: www.dac.com

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides parsers and elaborators for SystemVerilog, Verilog, VHDL and UPF. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 60,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Email: Email Contact Website: www.verific.com

Contacts:
Nanette Collins    
Public Relations for Verific Design Automation
(617) 437-1822
Email Contact

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise