MEDIA ALERT: Kilopass to Demonstrate NVM IP at UMC Technology Forums in Japan, China

Will Illustrate NVM IP’s Ultra LowPower, HighPerformance and Capacity, Fast Access Speed, 10-Year Data Retention 

SAN JOSE, CALIF.–– May 20, 2015 –– (reminder May 26)

WHO:  Kilopass Technology, Inc., a leading provider of semiconductor logic non-volatile memory (NVM) intellectual property (IP)

WHAT:Will featureits NVM IP’s ultra low-power and high-performance features, fast access speed, megabits of capacity and more than 10 years of data retention at the upcoming United Microelectronics Corporation (UMC) Technology Forums in Japan and China. Kilopass will demonstrate whyantifuse technology is the future NVM foundation IP, replacing eFusebelow 16 nanometer.

WHEN andWHERE:

Wednesday, May 27, from 9:30 a.m. until 5p.m.

Tokyo International Forum, Hall B7

Tokyo, Japan

Friday, June 5, from 9:30a.m. until 5 p.m.

Kerry Hotel

Shanghai, China 

Information aboutKilopassand its NVM IP is available at: www.kilopass.com

The UMC website is located at: www.umc.com

About Kilopass

Kilopass Technology, Inc., is the leader in embedded non-volatile memory (NVM) intellectual property (IP). Its patented technologies of one-time programmable (OTP) NVM solutions have boundless capacity to scale to advanced CMOS process geometries. They are portable to every major foundry and integrated device manufacturer (IDM), and meet market demands for increased integration, higher densities, lower cost, low-power management, better reliability and improved security. Trusted by today's best-known brands, Kilopass' technology has been integrated by more than 170 customers, with 10--billion units shipped in over 400 industrial, automotive, consumer electronics, mobile and analog and mixed-signal chip designs, and internet of things (IoT). For more information, visit www.kilopass.com or email info@kilopass.com.

Follow Kilopass on Twitter at https://twitter.com/Kilopass_




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy