Application Note Demonstrates NI AWR Design Environment Load-Pull Technology for the Design of Wideband High-Efficiency PAs

EL SEGUNDO, Calif. – April 15, 2015  -- NI (formerly AWR Corporation) announces a new application note titled “ Using NI AWR Design Environment Load-Pull Simulation for the Designer of Wideband High-Efficiency PAs” that explores the design of power amplifiers (PAs) leveraging load-pull technology within NI AWR Design Environment™ software, specifically that of Microwave Office. Using a Cree CGH40010F gallium nitride high-electron mobility transistor in a Class F PA at 2000 MHz as the example circuit, the application note details how power-added efficiency is maximized by optimizing source and load pull at the fundamental frequency, plus second and third harmonics. Additionally, the ability of the load-pull technique to inspect transistor voltage and current waveforms helps users gain confidence in their high performance designs.

Where:

“Using NI AWR Design Environment Load-Pull Simulation for the Designer of Wideband High-Efficiency PAs” application note is found online at awrcorp.com/solutions/technical-papers.

When:

Immediately.

AWR, Microwave Office, National Instruments, NI and ni.com are trademarks of National Instruments. Other product and company names listed are trademarks or trade names of their respective companies.




Review Article Be the first to review this article

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
SoC Design Engineer for Intel at Santa Clara, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Upcoming Events
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
CST: Webinars Begin on February 9



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy