MoSys to Exhibit and Present Lowest Power 100G Copper and Optical Module Interconnect Solutions at Ethernet Technology Summit 2015

LineSpeed MSH110 single-chip low power CDR enables 100G QSFP28 optical modules and Bandwidth Engine MSRx20 solves critical memory bottlenecks to accelerate table lookup, oversubscription and statistics applications

SANTA CLARA, Calif. — (BUSINESS WIRE) — April 15, 2015 — MoSys, Inc. (NASDAQ: MOSY):'

Who:

     

MoSys (NASDAQ: MOSY), a leader in semiconductor solutions that enable fast, intelligent data access for network and communications systems, today announced it will present and showcase the industry’s lowest power 100G copper cable, optical module and line card solutions at Ethernet Technology Summit 2015.

 

John Monson, VP of marketing and sales, will join industry expert instructors with his presentation entitled “Low Power 100G Copper and Optical Module Interconnect Solutions,” which takes place as a part of Forum 1A: 40/100/400 GbE (Emerging Technologies Track) at Ethernet Technology Summit 2015.

 
Technologies Showcased at MoSys booth #105:

• MoSys’ latest LineSpeed™ 100G Low Power Retimer (MSH110) CMOS PHY IC delivers industry-leading power, signal integrity and test features for 100G QSFP28 optical modules.

o MoSys’ Low Power Retimer, along with MoSys’ LineSpeed extended reach 100G Gearbox (MSH310) and Retimer (MSH210) PHY ICs for line card applications, will be on display.

Bandwidth Engine® ICs deliver on-chip memory performance with off-chip memory capacity with an integrated serial interface, 0.5Gbits of high-access memory and smart memory macro acceleration for CPU offload. The memory performance and accelerator functions are optimized for high rate lookup tables, statistics and buffering package processing applications.

o A live demonstration will show a 15.625G serial interface across the GigaChip® Interface using a Bandwidth Engine IC (MSR620) connected to a Xilinx® Kintex® UltraScale™ FPGA over 10 inches of trace and a mezzanine connector.

o The Bandwidth Engine family offers extensive FPGA platform support, including Altera® Stratix® IV, Stratix V, and Arria® 10 series FPGAs; and Xilinx® Virtex® -6, Virtex-7 and Kintex® UltraScale™ families.

What:

     

Ethernet Technology Summit (ETS) focuses on the use of Ethernet throughout the networking space. This includes the emergence of 10-Gigabit Ethernet as a key LAN technology on the desktop and in data centers. It also covers the 40-Gigabit and 100-Gigabit Ethernet standards and standards efforts beyond 100GbE. Furthermore, it includes the use of Ethernet as a carrier backbone and transport method, as well as in storage applications. ETS is for everyone, from those who are just beginning to evaluate new Ethernet applications to experienced Ethernet-savvy technologists. This 3-day event offers seminars, forums, panels, and exhibits for Ethernet designers at all experience levels to check out new offerings, share insight, and learn from industry leaders.

When:

      The Ethernet Technology Summit takes place April 14-16, 2015.

Where:

      Santa Clara Convention Center

5001 Great America Parkway

Santa Clara, CA


1 | 2  Next Page »



Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Technical Support Engineer for EDA Careers at Freemont, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy