Real Intent to Exhibit at SNUG Silicon Valley 2015 Designer Community Expo

SUNNYVALE, CALIF. – Mar. 17, 2015 –

Who

Real Intent, whose advanced verification solutions accelerate electronic design sign-off and eliminate complex failures in SoCs

What

Will showcase its Ascent™ and Meridian™ products for advanced SoC sign-off at the SNUG® Designer Community Expo (DCE) – part of the Synopsys® Users Group (SNUG) Silicon Valley event next week, as SNUG celebrates its 25th anniversary. Visitors to the IC Verification designer community at SNUG DCE will see Real Intent’s breakthrough Ascent and Meridian products working with Synopsys’ industry-leading VCS® verification solution and Verdi® debug platform. Ascent tools provide the fastest early functional verification for clean RTL prior to simulation and synthesis; they find elusive bugs and eliminate sources of uncertainty that are difficult to uncover using traditional Verilog or VHDL simulation, improving QoR and productivity for design teams. Meridian tools accelerate sign-off verification of clock domain crossings and SDC in billion-gate SoC designs, delivering unmatched speed, capacity, precision and low-noise reporting.

When/Where

SNUG Silicon Valley Designer Community Expo – Monday, Mar. 23, 2015, 4-8 p.m.
Santa Clara Convention Center, Hall B
5001 Great America Pkwy., Santa Clara, CA 95054
408.748.7000

About SNUG Designer Community Expo

The SNUG Designer Community Expo (DCE) is a unique networking event featuring Synopsys and its ecosystem partners from across the electronics industry. At SNUG DCE, Synopsys users can interact with exhibitors and see the latest design enablement solutions spanning six designer communities: Compute and Design Infrastructure, Custom Design and AMS Verification, IC Design, IC Verification, IP, and Prototyping & FPGA Design. DCE is open to all registered attendees of SNUG Silicon Valley.

About Real Intent

Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive CDC verification, advanced RTL analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Real Intent and the Real Intent logo are registered trademarks, and Meridian, Ascent and iDebug are trademarks of Real Intent, Inc. All other trademarks and trade names are property of their respective owners.

Press contact:
Sarah Miller for Real Intent
ThinkBold Corporate Communications
231.264.8636
Email Contact




Review Article Be the first to review this article
CST Webinar Series

EMA:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Retail Therapy: Jump starting Black Friday
Peggy AycinenaIP Showcase
by Peggy Aycinena
REUSE 2016: Addressing the Four Freedoms
More Editorial  
Jobs
AE-APPS SUPPORT/TMM for EDA Careers at San Jose-SOCAL-AZ, CA
ACCOUNT MANAGER MUNICH GERMANY EU for EDA Careers at MUNICH, Germany
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Principal Circuit Design Engineer for Rambus at Sunnyvale, CA
Upcoming Events
Zuken Innovation World 2017, April 24 - 26, 2017, Hilton Head Marriott Resort & Spa in Hilton Head Island, SC at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy