Don’t Miss DVCon United States 2015 Next Week!

Accellera Day to Kick off Conference

Feb 27, 2015 -- The 2015 Design and Verification Conference (DVCon) begins next week, offering the industry’s most comprehensive technical program focused on the design and verification of electronics systems. Sponsored by Accellera Systems Initiative, DVCon will be held March 2-5, at the DoubleTree Hotel in San Jose, California. 

The conference kicks off with the annual Accellera Day on Monday, March 2. The day-long event will run from 9:00am-5:00pm and will feature in-depth tutorials from experts and users on the latest in electronic design and intellectual property standards. There will also be a sponsored luncheon from 12:00-1:30 that will honor the 2015 Technical Excellence Award recipient, Justin Refice, and will also discuss “What is needed to Drive Design Efficiency?”

Throughout the conference there will be 12 tutorials, 10 papers, and 36 posters being presented.  There will also be 2 panel discussions. Yatin Trivedi, the DVCon 2015 General Chair and Ambar Sarkar, Program Chair discussed the technical program with Peggy Aycinena http://dvcon.org/2015/dvcon-tv.

The DVCon Expo will be open for three afternoons:  Monday, March 2 from 5:00-7:00pm, including a sponsored booth crawl; Tuesday, March 3 and Wednesday, March 4 from 2:30-6:00pm.  There are 36 companies participating in the Expo, including 10 first-timers. 

To view the complete four day program, please visit the conference website.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org. For more information about DVCon, please visit www.dvcon.org. Follow @dvcon on Twitter or to comment, please use #dvcon.

Contacts:

Barbara Benjamin

HighPointe Communications & Promotional Solutions

p 503-209-2323

f 503-788-2621

www.hipcom.com

ASI# 255007

 




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise