Pulsonix EDA Software announce their 8.5 release

Tewkesbury, UK. November 26th, 2014 – Westdev Ltd. – the PCB EDA company delivering technology-leading PCB design solutions today announced the upcoming release of its latest professional printed circuit board (PCB) software, Pulsonix 8.5.

“Westdev has a close committed working relationship with its customers which is evident in the features provided in Pulsonix 8.5,” says Bob Williams, Marketing Director for Westdev. “We have listened to our customers and reacted with a release that will enable much smoother transition through Pulsonix at all stages of the process. Quality time has been spent in R&D fine-tuning features so that they meet customer requirements.”

This release introduces new features which aid our customer-base in their transition of products to market and refinements with their everyday working systems.

Major New Features Overview

Pulsonix 8.5 will include support for IPC-2581 netlist export and Gerber X2 manufacturing outputs, Westdev has reflected the need to move forward with the changing demands of its customers and their manufacturing processes. Both of these new and extended formats provide capabilities which will become standards used by customers creating high-technology designs.

The new Panel Editor feature further demonstrates the need of customers to take control over pre-fabrication processes. It enables multi-PCB designs to be panelised ready for plotting and on to manufacture. The Panel Editor is more than just a plotting station; it allows panalisation of designs, addition of test coupons, fiducial markers, documentation and fabrication details.

In conjunction with technology partners providing enhanced library options, Pulsonix has signed joint agreements to enable import of a new format into its library system. Agreements have been signed with PCB Libraries, Accelerated Designs and SnapEDA. Each vendor providing different specialist libraries to enhance the Pulsonix libraries. Working with these vendors and their own technology partners further cements the relationship by enabling Pulsonix user’s direct access to manufacturer’s parts on their web sites.

To facilitate the additional technology partners, the Pulsonix library manager has been enhanced to allow drag and drop methodology from native ASCII files directly into the library. Users simply drop the selected parts into Pulsonix making them ready to use in a simple operation.

Cyclic design backups and security saves have been added for Pulsonix 8.5. The style of naming and backup criteria allows customisation of this critical process. Users are able to choose backup styles to allow incremental or decremental naming, plus infinite naming.  Users can also now choose Restore points during their design process which they can get back to at any point. Multiple Restore points can be chosen either manually or automatically.

Many user-requested features have been created to further enhance ease-of-use and the overall user experience from Pulsonix; tools such as the cross probing of Star (Delta) Points, individual width and offsetting of cross hatching, additional DRC checks, import PCB component placement CSV format and multiple group selection for design reuse in Apply Layout pattern as well as multiple positional rearrangement options.


IPC-2581 Netlist Export

Gerber X2 Manufacturing Output

Panel Editor

Drag & Drop Native Format to Parts Library

Reverse Engineer – place SCM components to match PCB placement

‘Spread Out’ feature

Import Placement CSV

Cyclic Design Backups

Dynamic Net Name Tags

New DFM DRC Checks

Advanced User-defined Report Naming

Pulsonix Overview

Introduced in 2001, Pulsonix EDA software has made its mark to set the standard for high-performance Schematic design capture, Simulation, PCB layout and autorouting. Developed by a dedicated in-house team, each release demonstrates how the fast-growing Pulsonix product is introducing key features to win new business and offer users flexible and highly compatible software that meets the demands of PCB design today.


Read the complete story ...

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy