Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL

Grenoble, France – August 18, 2014.------ In the connected world, the IoT is getting all the attention, for which battery lifetime is the biggest challenge. To reach the lowest power consumption, leading Fabless suppliers optimize their SoC architectures by implementing different power domains and by embedding the associated regulators.

To help Fabless suppliers achieve their goals, Dolphin Integration have turned their offering for power regulation components into a Reusable Power Kit Library (RPKL) for a reduced Time-to-Market, thanks to the DELTA standard starting with TSMC 180 nm eLL.

Both the Delta Standard and its RPKL implementation feature drastic improvements for low leakage. The latter enables specific regulation components for optimizing upstream with any battery or USB source and downstream with any charge. SoC users may get the benefit of not only controlling power consumption, but also addressing the optimization of efficiency, of silicon density or of Bill-of-Material cost.

The RPKL Delta is comprised of a number of critical regulation components including:

The OPM-Hydra, an Over-voltage Protection Module:

  • To support up to 5.5 V operation using standard 3.3 V CMOS I/O transistors
  • Optimized for low-leakage operation: a quiescent current of 500 nA of high-voltage

The RAR, a Retention Alternative Regulator:

  • To combine high-efficiency in normal mode with ultra-low quiescent operation in sleep mode by alternating two embedded regulators (eSR and qLR) under control of a Regulator Control Unit (RCU)

The qLR-Aubrey, an ultra low quiescent Linear Regulator:

  • To reach the lowest consumption in sleep mode with retention
  •  Supplying a quiescent current of 50 nA or 200 nA, depending on configuration

The eSR-Niagara, a highly efficient Switching Regulator:

  • To optimize dynamic power consumption from sources to loads in active mode with an efficiency up to 95% in peak

Of course, no RPKL can be exhaustive, neither needed in its entirety, and Fabless providers may want to master some exceptional regulation components for some unique application, so that the Delta standard (its new rules and its new views) enables the match and mix of the RPKL Delta with third parties' regulation components.

Furthermore, users of the Delta RPKL may take advantage of the library offering from Dolphin Integration at 180 nm to implement their power domains with the best trade-off between area & power. Typically,

SESAME BIV Standard Cell Library, at any Battery Interface Voltage:

  • To reduce leakage by 4,000 for a 5,000 gate domain implemented at 3.3 V, compared to a conventional SVT library operating at 1.8
  • Optimal for ultra low leakage domains, supporting up to 3.63 V input

For more information contact Email Contact.

About Dolphin Integration

Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.

They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment In addition strong experiences in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, makes them a genuine one-stop shop covering all customers’ needs for specific requests.




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise