Monolithic Power Systems Announces Results For the Second Quarter Ended June 30, 2014

 

 

2014 THIRD QUARTER OUTLOOK

RECONCILIATION OF GROSS MARGIN TO NON-GAAP GROSS MARGIN

(Unaudited)


Three Months Ending
 September 30, 2014


Low


High

Gross margin

54.1%


55.1%





Adjustments to reconcile gross margin to non-GAAP gross margin:




    Impact of stock-based compensation expense

0.3%


0.3%

    Non-GAAP gross margin

54.4%


55.4%





RECONCILIATION OF R&D AND SG&A EXPENSES TO NON-GAAP R&D AND SG&A EXPENSES

(Unaudited, in thousands)






Three Months Ending
September 30, 2014


Low


High

R&D and SG&A expenses

$ 30,000


$ 31,600





Adjustments to reconcile R&D and SG&A to non-GAAP R&D and SG&A:




    Stock-based compensation expense

(7,500)


(8,100)

    Non-GAAP R&D and SG&A expenses

$ 22,500


$ 23,500

 

 

SOURCE Monolithic Power Systems

Contact:
Monolithic Power Systems
Meera Rao, Chief Financial Officer, Monolithic Power Systems, Inc., 408-826-0777
Email Contact
Web: http://www.monolithicpower.com



« Previous Page 1 | 2 | 3 | 4 | 5 | 6             



Review Article Be the first to review this article
True Circuits:

Featured Video
Jobs
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy