Ricoh Adopts Cadence Extraction Solution for All Complex Digital and Mixed Signal Designs
SAN JOSE, Calif., 15 Jul 2014 --- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Ricoh Corporation, Ltd. implemented Cadence® Quantus™ QRC Extraction Solution after a rigorous competitive evaluation. By using Cadence’s next-generation parasitic extraction solution for all large-scale, complex digital designs and mixed signal power management ICs for their mobile products, Ricoh has cut its design flow parasitic extraction time in half for system-on-chip (SoC) designs.
Quantus QRC Extraction Solution is targeted for digital and custom analog flows. The tool features a massively parallel architecture for top performance and scalability across hundreds of CPUs. Its high-accuracy modeling engine has been significantly enhanced to support FinFET designs and uses the same foundry-qualified “qrctechfiles” for digital and transistor extraction. Its incremental extraction functionality reduces design closure time by performing extraction solely on changed nets rather than requiring a re-extraction of the entire design. The solution, employing a robust 3D modeling framework, is fully certified down to 16nm FinFET processes.
For more information on Quantus QRC Extraction Solution, please visit the product landing page at www.cadence.com/news/quantusqrc.
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.