Call for Abstracts Deadline Extended! Designcon 2015
| | Rate | Review | Notices

 

 

Deadline to Submit Your Abstract Extended!
Submit by Friday, July 18th

The DesignCon 2015 Call for Technical Papers, Panels and Tutorials is drawing to a close! With the 4th of July festivities last week, we decided to give you an extra week to get caught up. DesignCon gives the chip, board & systems design engineering community the unique opportunity to gather for four days and learn the latest design techniques, methodologies and tools around SI & PI, high-speed serial design, PCB design tools, test & measurement and more.

Individuals presenting papers at DesignCon join an elite group offering leading-edge case studies, technology innovations, practical techniques, design tips, and application overviews. Submit your abstract for the chance to share your expertise in the areas of signal and power integrity, test & measurement and verification.

Deadline to submit is Friday, July 18, 2014.



SUBMIT PROPOSAL


The 2015 Topic Categories

The 2015 technical program will consist of 14 tracks:
  1. Optimize Chip-Level Designs for Signal and Power Integrity
  2. Overcome Analog and Mixed-Signal Modeling and Simulation Challenges
  3. Wireless and Photonic Integration
  4. System Co-Design: Chip/Package/Board: Modeling and Simulation
  5. Characterize PCB Materials and Processing Characterization
  6. Apply PCB Design Tools
  7. Design Parallel and Memory Interfaces
  8. Optimize High-Speed Serial Design
  9. Detect and Mitigate Jitter, Crosstalk, and Noise
  10. Leverage High-Speed Signal Processing for Equalization and Coding
  11. Ensure Power Integrity in Power Distribution Networks
  12. Achieve Electromagnetic Compatibility and Mitigate Interference
  13. Apply Test and Measurement Methodology
  14. Ensure Signal Integrity with RF/Microwave/EM Analysis Techniques

LEARN MORE


Who Should Submit?

Past DesignCon speakers include: Analog Engineers, Application Engineers, CTOs, Design Engineers, Directors of Engineering, Editors, EMC Engineers, Engineering Managers, Fellows, Hardware Engineers, Members of Technical Staff, Principal Engineers, Product Engineers, Professors, R&D Engineers, Signal Integrity Engineers, Systems Engineers, Technical Directors, VPs of Engineering and more.


How to Submit


Final papers will be due November 10, 2014. We look forward to receiving your submissions, and good luck!

Regards,

Katie Stern
Event Director
DesignCon 2015




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for intersil at Morrisville, NC
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise