eSilicon’s Patrick Soheili to present on Design for Yield at the IEEE Electronic Design Process Symposium in Monterey

April 8, 2014, San Jose, Calif.

What: Leveraging the Full Value of Optimized IP—Design for Yield

Where: IEEE Electronic Design Process Symposium (EDPS) 2014, Monterey Beach Hotel, Monterey, California

When: April 17-18, 2014, 9:45 AM

Who: Patrick Soheili, VP, business development and VP and GM, IP Solutions, eSilicon

Abstract: Leveraging the Full Value Of Optimized IP — Design for Yield

Choosing the correct IP, integrating it efficiently and predictably and verifying the application are all important. At the end of the day, there is one parameter that defines success: Yield. This presentation will focus on techniques and strategies to optimize design for yield (DFY) when selecting, designing and implementing physical IP.

About Patrick Soheil

Patrick Soheili is responsible for eSilicon's business development activities as well as eSilicon IP Solutions. He has over 25 years of demonstrated success at several leading technology companies. Patrick has been president and CEO of On Demand Microelectronics, Cradle Technologies and Softcoin. He was a founding partner of Barrington Partners, a technology-focused venture capital firm, from 1998 to 2002. He was vice president of sales and marketing for Invox Technology and a senior executive with Altera Corporation. Prior to Altera, he spent several years in various marketing management positions with AMD and TRW.

About eSilicon

eSilicon, the largest independent semiconductor design and manufacturing services provider, delivers custom ICs and custom IP to OEMs, independent device manufacturers (IDMs), fabless semiconductor companies (FSCs) and wafer foundries through a fast, flexible, lower-risk path to volume production. eSilicon serves a wide variety of markets including the communications, computer, consumer, industrial products and medical segments.


Contact:

Sally Slemons
eSilicon Corporation
408.635.6409
Email Contact

Susan Cain
Cain Communications
408.393.4794
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Jobs
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy