eSilicon’s Patrick Soheili to present on Design for Yield at the IEEE Electronic Design Process Symposium in Monterey

April 8, 2014, San Jose, Calif.

What: Leveraging the Full Value of Optimized IP—Design for Yield

Where: IEEE Electronic Design Process Symposium (EDPS) 2014, Monterey Beach Hotel, Monterey, California

When: April 17-18, 2014, 9:45 AM

Who: Patrick Soheili, VP, business development and VP and GM, IP Solutions, eSilicon

Abstract: Leveraging the Full Value Of Optimized IP — Design for Yield

Choosing the correct IP, integrating it efficiently and predictably and verifying the application are all important. At the end of the day, there is one parameter that defines success: Yield. This presentation will focus on techniques and strategies to optimize design for yield (DFY) when selecting, designing and implementing physical IP.

About Patrick Soheil

Patrick Soheili is responsible for eSilicon's business development activities as well as eSilicon IP Solutions. He has over 25 years of demonstrated success at several leading technology companies. Patrick has been president and CEO of On Demand Microelectronics, Cradle Technologies and Softcoin. He was a founding partner of Barrington Partners, a technology-focused venture capital firm, from 1998 to 2002. He was vice president of sales and marketing for Invox Technology and a senior executive with Altera Corporation. Prior to Altera, he spent several years in various marketing management positions with AMD and TRW.

About eSilicon

eSilicon, the largest independent semiconductor design and manufacturing services provider, delivers custom ICs and custom IP to OEMs, independent device manufacturers (IDMs), fabless semiconductor companies (FSCs) and wafer foundries through a fast, flexible, lower-risk path to volume production. eSilicon serves a wide variety of markets including the communications, computer, consumer, industrial products and medical segments.


Contact:

Sally Slemons
eSilicon Corporation
408.635.6409
Email Contact

Susan Cain
Cain Communications
408.393.4794
Email Contact




Review Article Be the first to review this article

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
More Editorial  
Jobs
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Applications Engineer for intersil at Palm Bay, FL
Design Verification Engineer for intersil at Morrisville, NC
Upcoming Events
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise