eSilicon’s Patrick Soheili to present on Design for Yield at the IEEE Electronic Design Process Symposium in Monterey

April 8, 2014, San Jose, Calif.

What: Leveraging the Full Value of Optimized IP—Design for Yield

Where: IEEE Electronic Design Process Symposium (EDPS) 2014, Monterey Beach Hotel, Monterey, California

When: April 17-18, 2014, 9:45 AM

Who: Patrick Soheili, VP, business development and VP and GM, IP Solutions, eSilicon

Abstract: Leveraging the Full Value Of Optimized IP — Design for Yield

Choosing the correct IP, integrating it efficiently and predictably and verifying the application are all important. At the end of the day, there is one parameter that defines success: Yield. This presentation will focus on techniques and strategies to optimize design for yield (DFY) when selecting, designing and implementing physical IP.

About Patrick Soheil

Patrick Soheili is responsible for eSilicon's business development activities as well as eSilicon IP Solutions. He has over 25 years of demonstrated success at several leading technology companies. Patrick has been president and CEO of On Demand Microelectronics, Cradle Technologies and Softcoin. He was a founding partner of Barrington Partners, a technology-focused venture capital firm, from 1998 to 2002. He was vice president of sales and marketing for Invox Technology and a senior executive with Altera Corporation. Prior to Altera, he spent several years in various marketing management positions with AMD and TRW.

About eSilicon

eSilicon, the largest independent semiconductor design and manufacturing services provider, delivers custom ICs and custom IP to OEMs, independent device manufacturers (IDMs), fabless semiconductor companies (FSCs) and wafer foundries through a fast, flexible, lower-risk path to volume production. eSilicon serves a wide variety of markets including the communications, computer, consumer, industrial products and medical segments.


Contact:

Sally Slemons
eSilicon Corporation
408.635.6409
Email Contact

Susan Cain
Cain Communications
408.393.4794
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy