eSilicon's Patrick Soheili to Present on Design for Yield at the IEEE Electronic Design Process Symposium in Monterey

SAN JOSE, CA -- (Marketwired) -- Apr 08, 2014 --


What:
Leveraging the Full Value of Optimized IP - Design for Yield

Where:
Monterey Beach Hotel
Monterey, California

When:
April 18, 2014
9:45 AM

Who:
Patrick Soheili, VP, business development and VP and GM, IP Solutions, eSilicon.

Abstract: Leveraging the Full Value of Optimized IP - Design for Yield
Choosing the correct IP, integrating it efficiently and predictably and verifying the application are all important. At the end of the day, there is one parameter that defines success: Yield. This presentation will focus on techniques and strategies to optimize design for yield (DFY) when selecting, designing and implementing physical IP.

About Patrick Soheili
Patrick Soheili is responsible for eSilicon's business development activities as well as eSilicon IP Solutions. He has over 25 years of demonstrated success at several leading technology companies. Patrick has been president and CEO of On Demand Microelectronics, Cradle Technologies and Softcoin. He was a founding partner of Barrington Partners, a technology-focused venture capital firm, from 1998 to 2002. He was vice president of sales and marketing for Invox Technology and a senior executive with Altera Corporation. Prior to Altera, he spent several years in various marketing management positions with AMD and TRW.

About eSilicon
eSilicon, the largest independent semiconductor design and manufacturing services provider, delivers custom ICs and custom IP to OEMs, independent device manufacturers (IDMs), fabless semiconductor companies (FSCs) and wafer foundries through a fast, flexible, lower-risk path to volume production. eSilicon serves a wide variety of markets including communications, computer, consumer, industrial and medical. http://www.esilicon.com

eSilicon -- Enabling Your Silicon Success™

eSilicon is a registered trademark, and the eSilicon logo and Enabling Your Silicon Success are trademarks, of eSilicon Corporation. Other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Sally Slemons 
eSilicon Corporation 
408.635.6409 

Email Contact 

Susan Cain
Cain Communications 
408.393.4794

Email Contact 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy