Media Alert: AWR Presents & Exhibits at EDICON 2014

EL SEGUNDO, Calif. – April 7, 2014

What:

AWR will be presenting and demonstrating its soon-to-be released V11 NI AWR Design Environment™ at EDICON 2014 in Beijing, China starting April 8 and running through April 10, 2014.  V11, the first major software release in 2014, includes new features, functionality and enhancements to Microwave Office®/Analog Office® circuit design software, Visual System Simulator™ (VSS) system design software, AXIEM® 3D planar electromagnetic (EM) software, and Analyst™ 3D finite element method (FEM) EM software. Demonstrations within booth #301 will showcase V11 new features and functionality and in particular the new user-customizable PCell capability and antenna measurements within Analyst.

Additional presentations and workshops being offered by AWR and its parent company of National Instruments during EDICON include:

Date & Time

Topic & Presenter

Tuesday, April 8
1:30 pm – 1:50 pm

Effect of Pre-selection and Roofing Filters on Over-the- air Measurements

Tuesday
1:50 pm – 2:10 pm

Addressing the Challenges of Synchronization in Envelope Tracking Test Solutions

Tuesday
2:15 pm – 3:00 pm

Digital Predistortion Techniques for Mobile PA Test

Tuesday
4:15 pm – 5:00 pm

Survey of Wireless Transmitter & Receiver Metrics in Modern Wireless Standards

Wednesday
2:15 pm – 3:00 pm

Implementing Reference Designs in Microwave Office Software

Wednesday
3:30 pm – 4:15 pm

Class F Power Amplifier Design within AWR Microwave Office Software and Featuring Cree

Wednesday
4:15 pm – 5:00 pm

Intrinsic Cree GaN HEMT Models Allow More Accurate Waveform Engineered PA Designs

Wednesday
4:15 pm – 5:00 pm

Increase WLAN Manufacturing Test Throughput with Multi-DUT Test

Thursday
11:20 am – 11:40 am

Analog RF Test Methodology & Architecture for NFC Devices

Thursday
11:20 am – 11:40 am

High-frequency PCB Design and Analysis: Cross-platform Flows/Solutions

Thursday
11:40 am – 12:00 pm

An Integrated Electro-thermal MMIC/RFIC Design Flow

Thursday
11:40 am – 12:00 pm

Comparison of the EMVCo and ISO18047 Power Calibration Method

Thursday
1:30 pm – 2:15 pm

Combining Planar and 3D EM Simulators for RF Interconnect Analysis: Techniques for Better Results

Thursday
2:15 pm – 3:00 pm

EDA Design Flow Panel

Thursday
2:15 pm – 3:00 pm

The Future of Telecommunications Technology Panel


1 | 2  Next Page »



Review Article Be the first to review this article
CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise