Spotlight on eInfochips at Cadence User Conference

SUNNYVALE, California and AHMEDABAD, India, March 10, 2014 — (PRNewswire) —

ASIC design experts to present techniques for multi-million block implementation

eInfochips, a leading product and semiconductor design company will deliver a presentation at the prestigious Silicon Valley leg of the Cadence User Conference series - CDN Live 2014 - on Wednesday, March 12th. One of the few elite engineering teams selected to present at the event, eInfochips will address a complex topic that is rarely covered: a highly congested, hierarchical design with memory and I/O that need careful planning of logic grouping and placement of I/O.

     (Logo: http://photos.prnewswire.com/prnh/20131029/648699)

"We have codified our experiences on the physical design challenges for technology nodes as low as 16nm." said Parag Mehta, the Chief Marketing and Business Development Officer at eInfochips. "The CDN Live forum is the ideal platform to share our experiences, and learn from others." he added.

The paper, titled "Floor-plan Challenges for Physical Implementation of multi-million blocks" will cover the intricacies of layout implementation, including critical routing and timing requirements. The paper also covers the challenges the team faced during some complex projects, and approaches to counter them using the Cadence SoC Encounter solution.

About CDN Live

CDN Live is the annual Cadence User Conference where design engineers come together to connect, share and inspire. The conference attendees are Cadence technology users, developers, and industry experts who do this by networking, sharing best practices on critical design and verification issues, and by discovering new techniques for developing advanced silicon, SoCs, and systems.

About eInfochips

eInfochips is a global product innovation partner recognized for technology leadership by Gartner, Frost & Sullivan, NASSCOM and Zinnov. eInfochips has contributed to 500+ products for top global companies, with more than 10 million deployments across the world.

Visit us at http://www.einfochips.com, or stay connected on LinkedIn, Facebook, SlideShare, Twitter and YouTube. To request information, contact Email Contact

Contact:

Mayank Shukla

eInfochips

India (+91) 79 2656 3705

US (+1) 408 496 1882    

http://www.einfochips.com

Email Contact

SOURCE eInfochips

Contact:
eInfochips




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
More Editorial  
Jobs
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy