Spotlight on eInfochips at Cadence User Conference

SUNNYVALE, California and AHMEDABAD, India, March 10, 2014 — (PRNewswire) —

ASIC design experts to present techniques for multi-million block implementation

eInfochips, a leading product and semiconductor design company will deliver a presentation at the prestigious Silicon Valley leg of the Cadence User Conference series - CDN Live 2014 - on Wednesday, March 12th. One of the few elite engineering teams selected to present at the event, eInfochips will address a complex topic that is rarely covered: a highly congested, hierarchical design with memory and I/O that need careful planning of logic grouping and placement of I/O.


"We have codified our experiences on the physical design challenges for technology nodes as low as 16nm." said Parag Mehta, the Chief Marketing and Business Development Officer at eInfochips. "The CDN Live forum is the ideal platform to share our experiences, and learn from others." he added.

The paper, titled "Floor-plan Challenges for Physical Implementation of multi-million blocks" will cover the intricacies of layout implementation, including critical routing and timing requirements. The paper also covers the challenges the team faced during some complex projects, and approaches to counter them using the Cadence SoC Encounter solution.

About CDN Live

CDN Live is the annual Cadence User Conference where design engineers come together to connect, share and inspire. The conference attendees are Cadence technology users, developers, and industry experts who do this by networking, sharing best practices on critical design and verification issues, and by discovering new techniques for developing advanced silicon, SoCs, and systems.

About eInfochips

eInfochips is a global product innovation partner recognized for technology leadership by Gartner, Frost & Sullivan, NASSCOM and Zinnov. eInfochips has contributed to 500+ products for top global companies, with more than 10 million deployments across the world.

Visit us at, or stay connected on LinkedIn, Facebook, SlideShare, Twitter and YouTube. To request information, contact Email Contact


Mayank Shukla


India (+91) 79 2656 3705

US (+1) 408 496 1882

Email Contact

SOURCE eInfochips


Review Article Be the first to review this article

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Design Verification Engineer for intersil at Morrisville, North Carolina
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Applications Engineer for intersil at Palm Bay, Florida
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
SemIsrael Technology Week 2018 at Camilo (Green House) Tel Aviv Israel - Mar 19 - 22, 2018
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise