Calypto Design Systems to Showcase Solutions Ranging from Low-Power RTL Design to C Based Design & Verification at DVCon 2014

SAN JOSE, Calif. – February 26, 2014 – Calypto® Design Systems, Inc., the leader in low-power RTL design and C-Based design and verification, announced it is demonstrating its Catapult®, PowerPro®, and SLEC® products at DVCon 2014, a three-day exhibit at the Double Tree Hotel in San Jose, CA. Used by the world’s leading system and semiconductor companies, Calypto’s family of products enable ASIC, SOC, and FPGA designers of today’s most innovative electronic products to quickly create fully-verified, power-optimized RTL for downstream synthesis and physical design.

WHO:

Calypto Design Systems

WHAT:  

Calypto will exhibit and provide demos for its Catapult, PowerPro, and SLEC products.  Catapult High-Level Synthesis products give designers the option to use SystemC or C++ to dramatically shorten the design cycle by producing correct-by-construction, error-free, power optimized RTL. The PowerPro product line enables users to analyze both static and dynamic power usage at the RTL and either automatically or manually create low-power RTL that includes memory and leakage power optimization. The SLEC family of products formally verifies RTL without the need for time consuming simulation and complex testbenches. The end result is a dramatic reduction in time to market and up to 60% reduction in power.

WHEN:

Monday, March 3 from 5:00 PM – 7:00 PM

Tuesday, March 4 and Wednesday, March 5 from 2:30 PM – 6:00 PM

WHERE:

DVCon 2014

Double Tree Hotel - 2050 Gateway Pl, San Jose, CA 95110.

Calypto Booth #804

About DVCon:

The DVCon 2014 Expo continues to be the premier conference for design and verification engineers of all experience levels. It is a unique opportunity for attendees to learn about technology solutions and innovations, identify cutting-edge technologies, and evaluate products side-by-side to help optimize designs and accelerate time-to-market launches. For details and registration visit: http://dvcon.org/

About Calypto:

Calypto® Design Systems,Inc. is the leader in ESL hardware design and RTL power optimization. Calypto, whose customers include Fortune 500 companies worldwide, is a member of the ARM Connected Community, Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program, and Si2. Calypto is an active participant in the Power Forward Initiative. Calypto has offices in Europe, India, Japan and North America.




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
More Editorial  
Jobs
Design Verification Engineer for intersil at Morrisville, NC
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Applications Engineer for intersil at Palm Bay, FL
Upcoming Events
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise