Calypto Design Systems to Showcase Solutions Ranging from Low-Power RTL Design to C Based Design & Verification at DVCon 2014

SAN JOSE, Calif. – February 26, 2014 – Calypto® Design Systems, Inc., the leader in low-power RTL design and C-Based design and verification, announced it is demonstrating its Catapult®, PowerPro®, and SLEC® products at DVCon 2014, a three-day exhibit at the Double Tree Hotel in San Jose, CA. Used by the world’s leading system and semiconductor companies, Calypto’s family of products enable ASIC, SOC, and FPGA designers of today’s most innovative electronic products to quickly create fully-verified, power-optimized RTL for downstream synthesis and physical design.

WHO:

Calypto Design Systems

WHAT:  

Calypto will exhibit and provide demos for its Catapult, PowerPro, and SLEC products.  Catapult High-Level Synthesis products give designers the option to use SystemC or C++ to dramatically shorten the design cycle by producing correct-by-construction, error-free, power optimized RTL. The PowerPro product line enables users to analyze both static and dynamic power usage at the RTL and either automatically or manually create low-power RTL that includes memory and leakage power optimization. The SLEC family of products formally verifies RTL without the need for time consuming simulation and complex testbenches. The end result is a dramatic reduction in time to market and up to 60% reduction in power.

WHEN:

Monday, March 3 from 5:00 PM – 7:00 PM

Tuesday, March 4 and Wednesday, March 5 from 2:30 PM – 6:00 PM

WHERE:

DVCon 2014

Double Tree Hotel - 2050 Gateway Pl, San Jose, CA 95110.

Calypto Booth #804

About DVCon:

The DVCon 2014 Expo continues to be the premier conference for design and verification engineers of all experience levels. It is a unique opportunity for attendees to learn about technology solutions and innovations, identify cutting-edge technologies, and evaluate products side-by-side to help optimize designs and accelerate time-to-market launches. For details and registration visit: http://dvcon.org/

About Calypto:

Calypto® Design Systems,Inc. is the leader in ESL hardware design and RTL power optimization. Calypto, whose customers include Fortune 500 companies worldwide, is a member of the ARM Connected Community, Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program, and Si2. Calypto is an active participant in the Power Forward Initiative. Calypto has offices in Europe, India, Japan and North America.




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
ASIC Design Engineer for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy