Toshiba Launches Client SSDs Using 19nm Second-Generation NAND Process Technology

TOKYO — (BUSINESS WIRE) — February 18, 2014Toshiba Corporation (TOKYO:6502) today announced the launch of the “HG6 series” of client SSDs integrating NAND chips fabricated with 19nm second-generation process technology. Shipping will start from March.

Toshiba "HG6 series" client SSDs using 19nm second-generation NAND process technology (Photo: Busine ...

Toshiba "HG6 series" client SSDs using 19nm second-generation NAND process technology (Photo: Business Wire)

The new HG6 series SSDs are Toshiba’s first to use NAND chips fabricated with 19nm second-generation process technology. Versions will be available in capacities from 60GB to 512GB[1], in 2.5-type, thin space-saving mSATA™[2] and M.2 (single- and double-sided) form factors, to meet various requirements.

The new SSDs include a self-encrypting option that is compliant with the Trusted Computing Group’s[3] TCG Opal Ver. 2.0. They also incorporate Toshiba’s original wipe function, which automatically erases data when an SSD is accessed by an unregistered system.

All models in the series integrate a 6Gbit/s SATA interface and have a maximum sequential read speed of 534MB/s (512GB model). They offer fast booting and application starts, and their low power consumption help to improve battery life in mobile devices. The HG6 series is suitable for notebook PCs, workstations, thin clients, server boot drives and read-intensive enterprise applications.

 

Outline of the New Products:

Form Factor   2.5-type
9.5 mmH
  2.-5type
7.0 mmH
  mSATATM

module

  M.2 2280

Double-sided

  M.2 2280

Single-sided

Model Name THNSxJyyyGBSU   THNSxJyyyGCSU   THNSxJyyyGMCU   THNSxJyyyG8NU/DNU THNSxJyyyGVNU

Recording
Capacity

60/128/256/512 GB   128/256 GB
Performance  

Sequential Read (max): 534 MB/s(510 MiB/s) [4] (2.5type, 512 GB)
Sequential Write (max): 482 MB/s(460 MiB/s) (2.5type, 512 GB)

* If the “x” in the model name is “N”, it indicates a standard model, while “F” indicates SED models.

* "yyy" indicates capacity.

 

1 | 2  Next Page »



Review Article Be the first to review this article
Synopsys: Custom Compiler

ClioSoft: Design Hub

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
NEC: CyberWorkbench
ClioSoft
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy