Memoir Systems Joins TSMC Soft IP Alliance

Memoir Systems offers TSMC customers ultra-high performance multiport memories built on Memoir’s IP delivery platform enabling first-time-silicon success

SANTA CLARA, Calif. — (BUSINESS WIRE) — January 13, 2014Memoir Systems Inc., today announced that it has joined the TSMC Soft IP Alliance Program, leveraging TSMC’s advanced process technologies to improve power, performance and area for its Renaissance family of multiport memory IP. Using Memoir’s IP delivery platform that includes design-for-formal and exhaustive formal verification, Memoir delivered fully verified ultra-high performance multiport memory IPs to TSMC. The TSMC Soft IP Alliance Program requires rigorous checks and quantitative data to demonstrate the robustness and completeness of synthesizable semiconductor IP that is part of the TSMC 9000 IP library. These IPs successfully passed TSMC’s comprehensive soft IP qualification process ensuring the best possible design experience, easiest design reuse and the fastest integration into SOCs.

New SOCs are constructed predominately by assembling a multitude of IP building blocks, with as many as 50-80% of those being memory. Therefore, the quality of IP building blocks and the ease with which they can be integrated for a particular process has a huge impact on time to market and customer success.

“Our IP delivery platform rapidly provides formally proven synthesizable memories of various address and multiport combinations, thus alleviating the need for test chip qualification and enabling first-time-silicon success,” said Sundar Iyer, co-founder and CEO at Memoir. “As the leading merchant foundry, our customers depend on TSMC. Now all TSMC customers will have access to our versatile multiport memory IP that is easy to integrate and offers breakthrough performance, and industry leading area and power efficiency.”

In many SOCs, embedded memory performance is the limiting factor. As the processor-embedded memory gap widens, higher performance multiport memories are required to unlock application potential. Memoir’s Renaissance memories combine single port embedded memory macros with sophisticated algorithms to increase memory performance by up to 10X. The algorithms are implemented in standard RTL logic and expose multiple memory interfaces that allow multiple parallel accesses within a single memory clock cycle. The resulting multiport memory is delivered as soft IP. It is fully verified to cover all corner cases, and offers guaranteed performance for fully random and non-random memory accesses, while reducing area and power consumption.

"Memoir’s synthesizable memories and strong focus on IP quality are a natural fit for TSMC’s Soft IP Alliance Program,” said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. “We welcome Memoir to the program and are pleased that their multiport memory IP will be available to TSMC customers for their next SOC designs."

About Memoir Systems, Inc.

Memoir Systems, Inc. is a provider of breakthrough memory technology that is delivered as Semiconductor Intellectual Property (SIP). Memoir’s revolutionary approach to memory design shortens the time required to develop new memories, and can increase the performance of existing memory macros by up to 10X more Memory Operations Per Second (MOPS). The company’s Renaissance family of products provides drop-in replacements for existing embedded memories. These new memories offer increased performance or reduced area and power consumption without sacrificing performance. Memoir’s technology is optimized for a particular process, node, and foundry, and integrates seamlessly into any existing SOC design flow. Since the introduction of the company in October of 2011, Memoir Systems has received several industry accolades and awards including: winning a DesignVision award at DesignCon in February 2012; named to EE Times “Silicon 60” list of emerging start-ups in April 2012 and named as a Red Herring Top 100 North America Tech Startup in May 2012. Memoir Systems is based in Santa Clara, California and has additional research and development facilities located in Hyderabad, India and Yerevan, Armenia. For more information, visit

Memoir, Algorithmic Memory, Synthesized Memory, Renaissance, and the Memoir Systems logo are trademarks or registered trademarks of Memoir Systems Inc. in the United States and other countries. Memoir Systems and other parties may also have trademark rights in other terms used herein.

The URL for this release is located at:


for Memoir Systems
Pauline Shulman, 415-874-9170
Email Contact

Review Article Be the first to review this article

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Director, Business Development for Kongsberg Geospatial at Ottawa, Canada
Director, Business Development for Kongsberg Geospatial at remote from home, Any State in the USA
Upcoming Events
IPC Technical Education - PCB Layout - Place and Route at Del Mar Fairgrounds 2260 Jimmy Durante Blvd. Del Mar CA - May 2, 2018
IPC Technical Education at Wisconsin Center 400 W Wisconsin Ave. Milwaukee WI - May 8, 2018
IPC High Reliability Forum at Embassy Suites: Baltimore-At BWI Airport 1300 Concourse Drive Linthicum MD - May 15 - 17, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise