Cadence Receives Two TSMC Customers' Choice Awards

SAN JOSE, CA -- (Marketwired) -- Nov 25, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that the company has received two Customers' Choice Awards for papers delivered at TSMC's recent Open Innovation Platform (OIP) Ecosystem Forum. The papers were entitled, "Resistance, Pin Access and FinFET Parasitics," authored by Paul Cunningham, Rachid Salik, Hitendra Divecha and Rahul Deokar; and "16G Multi-Standard SerDes IP in TSMC's 16nm FinFET Process," authored by Eric Naviasky, Tom Wilson, Bob Salem and Jason Chen.

The awards were based on surveys completed by conference attendees.

"Our customers appreciate and benefit from the work Cadence is doing to bring 16nm FinFET design to market," said Suk Lee, TSMC senior director of Design Infrastructure Marketing. "These technical papers move the ball forward by helping leading innovators embrace the most advanced manufacturing processes available."

The papers can be viewed and downloaded from TSMC Online™.

Cadence previously announced that the company received three TSMC Partner of the Year awards at the OIP conference for work with TSMC on analog/mixed signal IP, 16nm FinFET design infrastructure, and 3D-IC design solutions.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Cadence Newsroom
408-944-7039

newsroom@cadence.com 





Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise