Cadence Receives Two TSMC Customers' Choice Awards

SAN JOSE, CA -- (Marketwired) -- Nov 25, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that the company has received two Customers' Choice Awards for papers delivered at TSMC's recent Open Innovation Platform (OIP) Ecosystem Forum. The papers were entitled, "Resistance, Pin Access and FinFET Parasitics," authored by Paul Cunningham, Rachid Salik, Hitendra Divecha and Rahul Deokar; and "16G Multi-Standard SerDes IP in TSMC's 16nm FinFET Process," authored by Eric Naviasky, Tom Wilson, Bob Salem and Jason Chen.

The awards were based on surveys completed by conference attendees.

"Our customers appreciate and benefit from the work Cadence is doing to bring 16nm FinFET design to market," said Suk Lee, TSMC senior director of Design Infrastructure Marketing. "These technical papers move the ball forward by helping leading innovators embrace the most advanced manufacturing processes available."

The papers can be viewed and downloaded from TSMC Online™.

Cadence previously announced that the company received three TSMC Partner of the Year awards at the OIP conference for work with TSMC on analog/mixed signal IP, 16nm FinFET design infrastructure, and 3D-IC design solutions.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

For more information, please contact:
Cadence Newsroom

Review Article Be the first to review this article
 True Circuits: Ultra PLL


Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Applications Engineer for intersil at Palm Bay, Florida
Design Verification Engineer for intersil at Morrisville, North Carolina
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise