Kilopass Embedded Non Volatile Memory IP Has Passed Rigorous JEDEC Qualification on GLOBALFOUNDRIES 40nm LP Process in Time for Customer Production

The Qualification of Kilopass Product Line Signals Mainstream Adoption of 40nm In Digital Entertainment At GLOBALFOUNDRIES

Santa Clara, Calif.  – October 29, 2013 – Kilopass Technology Inc., a leading provider of logic embedded non-volatile memory (eNVM) intellectual property (IP) and a GLOBALSOLUTIONS Partner, today announced that its entire product line of anti fuse one-time programmable (OTP) eNVM has completed 1000 hours of JEDEC standard reliability testing for GLOBALFOUNDRIES’ 40nm low power process technology.  Kilopass’ eNVM product line offers up to 2Mb of storage capacity and is ready for immediate customer production.  Two customers are in final preparation for production on GLOBALFOUNDRIES’ 40nm LP process.

“As 40nm enters mainstream adoption, we work hard with all our IP partners to make sure the ecosystem delivers high-yield, high-quality mass production,” said Dan Weed, director, design solutions at GLOBALFOUNDRIES.  “We appreciate Kilopass’ diligence and expertise to complete the rigorous qualification according to JEDEC standard for non-volatile memory.”

Kilopass’ JEDEC qualified antifuse technology makes it an ideal choice for mainstream system-on-chip (SoC) design teams developing SoCs for digital entertainment and consumer electronics at GLOBALFOUNDRIES.  Implemented in standard logic CMOS without requiring any additional backend process steps, Kilopass eNVM IP provides up to 2Mb of highly secure storage capacity with 10 years or more of reliable read operation in environmental extremes from -40 to 125°C. Kilopass supports in-system programming without process or mask modifications, thus enabling low manufacturing costs.

“We are pleased to have completed JEDEC qualification on GLOBALFOUNDIRES 40nm LP process just in time to meet the mass production requirements of two of our mutual customers and significant interests from several other Kilopass licensees,” said Kilopass VP of R&D, Harry Luan.  “We are impressed with the GLOBALFOUNDRIES advanced process node roadmap and we are continuing our enablement efforts with them to serve our mutual customers.”

About JEDEC 3-Lot Qual

Because semiconductor designs are expected to work in extreme conditions from -40C to 120C (from Alaska in winter to the inside of a car in Phoenix in the summer) for 10 years or more of life, each new SoC design must be tested to ensure it meets this requirement. JEDEC (Joint Electron Device Engineering Council), a developer of open standards for the microelectronics industry, established an accelerated testing methodology to simulate 10 years of operating life in these extreme conditions. It requires representative samples composed of approximately equal numbers from at least three (3) nonconsecutive lots of silicon chips. The lots are tested for correct operation while being subjected to alternating period of extreme heat and cold.


Kilopass XPM and Gusto NVM IP are currently available for licensing on GLOBALFOUNDRIES 40nm LP process.  Contact  Email Contact for more information. Kilopass will exhibit at ARM® TechCon 2013 in Booth #806 and demonstrate its OTP eNVM Wednesday and Thursday, October 30-31, at the Santa Clara Convention Center, Santa Clara, Calif.

About Kilopass

Kilopass Technology, Inc., a leading supplier of embedded NVM intellectual property, leverages standard logic CMOS processes to deliver one-time programmable (OTP) and many-time programmable (MTP) memory. With 58 patents granted or pending and more than 800,000 wafers shipped from a dozen foundries and Integrated Device Manufacturers (IDMs), Kilopass has more than 150 customers in applications ranging from storage of firmware and security codes to calibration data and other application-critical information. The company is headquartered in Santa Clara, Calif.  For more information, visit or email  Email Contact.

Review Article Be the first to review this article
Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy