HEVC/H.265 4K Decoder IP and Compliance Streams, by Allegro DVT, at ARM TechCon'13

GRENOBLE, France, October 21, 2013 — (PRNewswire) —

Allegro DVT will be showcasing its innovative HEVC/H.265 products at ARM TechCon'13:

  • Main/Main10 4K@60Hz HEVC Hardware Decoder IP.
  • HEVC Compliance Streams.

Allegro DVT will demonstrate the final, immediately available, ready for tape out, version of its HEVC Main10 profile 4K@60fps video decoder IP.

The demonstration is built around an FPGA board supporting Allegro DVT's AL-HEVC-D decoding IP. This product is the industry's first fully compliant HEVC decoding IP supporting both Main / Main10 profiles, and capable of processing up to 4K resolution at 60fps.

Allegro DVT's AL-HEVC-D is a state-of-the-art hardware IP block developed to enable end products with the next generation HEVC (High Efficiency Video Coding) standards.

Allegro DVT will also demonstrate its Main/Main 10 HEVC Compliance Streams, which is the only complete solution for HEVC decoder validation, including:

  • Syntax streams: ensure that decoders support all HEVC coding tools.
  • Stress streams: test decoding speed (i.e. capability to decode worst case streams in real-time).
  • Error resilience streams: test decoders' behaviour with non-compliant streams.

Allegro DVT HEVC compliance tests streams were already licensed worldwide by more than 25 IC vendors.

Feel free to come and meet us at ARM TechCon'13, on booth #1114, 29-31 Oct 2013.

About Allegro DVT

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder silicon (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.

For more information, visit Allegro DVT's Website  http://www.allegrodvt.com or contact  Email Contact+33-4-76-42-66-85.


SOURCE Allegro DVT

Contact:
Allegro DVT




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Fall Schedule: A Host of Must-attends
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy