Real Intent to Present and Exhibit Solutions at Verify 2013 Japan on Sept. 27

SUNNYVALE, Calif. – Sept. 20, 2013


Real Intent, whose advanced verification solutions accelerate electronic design sign-off, eliminate complex failures in SoCs, and lead the market in performance, capacity, accuracy and completeness


Will make a presentation and exhibit its Ascent Lint and Meridian CDC products as one of eight organizer companies and a dozen select companies exhibiting at the Verify 2013 Japan seminar next week. Ascent Lint is the industry’s fastest and lowest-noise RTL lint solution. It helps SoC designers find design errors, design style and coding errors to make sure their RTL code is correct and clean. Meridian CDC is the fastest, highest capacity and most precise CDC solution in the market. It performs comprehensive structural and functional analysis to ensure that signals crossing asynchronous clock domains on ASIC or FPGA devices are received reliably. With a capacity exceeding 500M gates, Meridian CDC is the only solution that enables all aspects of CDC sign-off.


Fri., Sept. 27, 10:30 a.m. to 7:30 p.m.
Shin-Yokohama Kokusai Hotel, South Wing 2F Queens Hall
Kohoku-ku, Yokohama, 222-0033 Japan
+81 45-473-1311

About Verify 2013

This 14th annual technical seminar for EDA vendors specializing in verification tools focuses on design and verification from ESL to gates. It features case studies, exhibits and a keynote speech by CTO Okamura Junichi of the fabless venture Trigence Semiconductor, who will discuss digital signal processing of audio ICs. The seminar enables the sharing of information to help advance design verification.

About Real Intent
Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’s Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit for more information.

CDC: Clock Domain Crossing
EDA: Electronic Design Automation
ESL:  Electronic System Level
FPGA: Field-Programmable Gate Array
SoC: Systems-on-Chip
RTL: Register Transfer Level

Ascent and Meridian are trademarks of Real Intent, Inc.
All other trademarks and trade names are the property of their respective owners.

Press contact:
Sarah Miller for Real Intent
ThinkBold Corporate Communications
Email Contact  


Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy