Real Intent to Present and Exhibit Solutions at Verify 2013 Japan on Sept. 27

SUNNYVALE, Calif. – Sept. 20, 2013

Who

Real Intent, whose advanced verification solutions accelerate electronic design sign-off, eliminate complex failures in SoCs, and lead the market in performance, capacity, accuracy and completeness

What

Will make a presentation and exhibit its Ascent Lint and Meridian CDC products as one of eight organizer companies and a dozen select companies exhibiting at the Verify 2013 Japan seminar next week. Ascent Lint is the industry’s fastest and lowest-noise RTL lint solution. It helps SoC designers find design errors, design style and coding errors to make sure their RTL code is correct and clean. Meridian CDC is the fastest, highest capacity and most precise CDC solution in the market. It performs comprehensive structural and functional analysis to ensure that signals crossing asynchronous clock domains on ASIC or FPGA devices are received reliably. With a capacity exceeding 500M gates, Meridian CDC is the only solution that enables all aspects of CDC sign-off.

When/Where

Fri., Sept. 27, 10:30 a.m. to 7:30 p.m.
Shin-Yokohama Kokusai Hotel, South Wing 2F Queens Hall
Kohoku-ku, Yokohama, 222-0033 Japan
+81 45-473-1311

About Verify 2013

This 14th annual technical seminar for EDA vendors specializing in verification tools focuses on design and verification from ESL to gates. It features case studies, exhibits and a keynote speech by CTO Okamura Junichi of the fabless venture Trigence Semiconductor, who will discuss digital signal processing of audio ICs. The seminar enables the sharing of information to help advance design verification.

About Real Intent
Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’s Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Acronyms
CDC: Clock Domain Crossing
EDA: Electronic Design Automation
ESL:  Electronic System Level
FPGA: Field-Programmable Gate Array
SoC: Systems-on-Chip
RTL: Register Transfer Level

Ascent and Meridian are trademarks of Real Intent, Inc.
All other trademarks and trade names are the property of their respective owners.

Press contact:
Sarah Miller for Real Intent
ThinkBold Corporate Communications
231-264-8636
Email Contact  

 




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise