Media Alert: Cadence to Keynote and Sponsor MemCon 2013

SAN JOSE, CA -- (Marketwired) -- Jul 29, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced its sponsorship of MemCon, the premier conference on memory technology and innovation, started by Denali Systems, a company Cadence acquired in 2010. In addition to sponsoring this conference, Cadence is keynoting the event, participating in a panel, and demonstrating new products.

WHAT:
Martin Lund, Cadence® Sr. Vice President, Research and Development, SoC Realization Group, will give the introductory conference keynote, "Memory in the Post PC Era."
Cadence Fellow Gopal Raghavan will participate in the panel session, "Wider vs. Faster."
Visitors to the Cadence booth can see the following demonstrations:

  • Robust DDR4 IP with per-bit delay adjustment
  • Power-optimized LPDDR3 IP
  • Chip-package-board co-simulation with electrical compliance of memory interfaces
  • Verification IP memory models to verify essential new interfaces

WHEN:
Scheduled for: August 6, 2013

WHERE:
Santa Clara Convention Center,
Santa Clara, California

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
(408) 944-7226

Email Contact 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Simulator Evaluate Now

Featured Video
Jobs
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise