Cadence Solutions Enable Successful Tape Out of 20-Nanometer SoC Test Chip by Global Unichip Corporation

Cadence Encounter Digital Implementation System and Cadence Litho Physical Analyzer Reduce Risk and Shorten Design Cycle

SAN JOSE, Calif., 09 Jul 2013 -- Cadence Design Systems (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that the design services company, Global Unichip Corporation (GUC), utilized the Cadence® Encounter® Digital Implementation System (EDI) and Cadence Litho Physical Analyzer to successfully complete the tape out of a 20nm system-on-a-chip (SoC) test chip. Engineers from the two companies collaborated closely using the Cadence solutions to overcome implementation and DFM verification challenges to complete the design. 

During development, GUC utilized the Cadence Encounter solution to support all of the complex steps in a 20nm place and route flow, including double patterning library preparation, placement, clock tree synthesis, hold fixing, routing and post route optimization. GUC also utilized Cadence Litho Physical Analyzer for DFM verification, turning the uncertainty of 20nm process variations into predictable impacts that helped reduce the design cycle. 

“We selected Cadence as a partner for this development because of their proven success at advanced nodes,” said Kevin Tseng, Director of design methodology division at GUC. “The successful tape out of this 20nm SoC test chip on a TSMC process is a direct result of our close collaboration and the capabilities of the Cadence Encounter and DFM solutions.” 

“As customers move to 20nm, they are faced with new challenges such as double patterning and process variations that greatly increase risk,” said Dr. Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. “Cadence has addressed these advanced node challenges in both our implementation as well as DFM verification tools. The company is working closely with partners to validate these new flows to reduce risk and make it easier for customers to move to the 20nm process node with confidence.”

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Dean Solov
Cadence Design Systems, Inc.

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy