Blue Pearl Software Appoints Murielle Lacombled as Sales Director, Southern Europe to Support the Growing Demand for FPGA Design Tools

SANTA CLARA, Calif. & PARIS — (BUSINESS WIRE) — April 30, 2013Blue Pearl Software, the provider of EDA software that accelerates RTL signoff for FPGA designs, today announced it has appointed Murielle Lacombled as its Director of Sales for Southern Europe.

“By adding an experienced FPGA professional like Murielle to Southern Europe, we enhance support for our growing list of European customers, who design with FPGAs and are using them for embedded applications,” said Roger Bitter, Vice President Worldwide Sales, Blue Pearl Software. “Our customers will benefit from her responsiveness and excellent business abilities.”

“We are dedicated to providing the leading electronic and semiconductor companies in Europe with the most advanced design tools for their innovative electronic products,” noted Murielle Lacombled. “The Blue Pearl Software technology brings a unique ASIC-like verification approach to FPGA designers at the RTL level, and thus boosts design verification productivity in major FPGA design flows.”

Murielle is experienced in international sales for Electronic Design Automation (EDA), and previously worked for Cavium, MontaVista, Synplicity, as well as Cadence Design Systems.

The Blue Pearl Software Suite works with the Xilinx Vivado Design Suite running on Windows platforms. It includes linting, CDC analysis and automatic SDC generation. Its generated SDCs drive the efficiency of the synthesis and place and route phases of FPGA design implementation, and reduce iterations and overall design time. Its Visual Verification Environment™ makes it easy to use.

The company’s collaboration with Synopsys offers an optimized flow that works with Synopsys’ Synplify Pro FPGA synthesis software. Verilog, VHDL and SystemVerilog designers can automatically generate an exhaustive set of constraints that address false and multi-cycle paths that are compatible with Synopsys’ synthesis flow.

About Blue Pearl Software

Blue Pearl Software, Inc. provides EDA software that accelerates RTL signoff for FPGA designs. The company’s Blue Pearl Software Suite checks RTL designs for functional errors and automatically generates comprehensive and accurate Synopsys Design Constraints (SDC) to improve quality of results (QoR) and reduce FPGA design risks.

Visit Blue Pearl Software at http://www.bluepearlsoftware.com.



Contact:

Blue Pearl Software
Shakeel Jeeawoody, +1 408-961-0121
Email Contact




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise