Blue Pearl Software Appoints Murielle Lacombled as Sales Director, Southern Europe to Support the Growing Demand for FPGA Design Tools

SANTA CLARA, Calif. & PARIS — (BUSINESS WIRE) — April 30, 2013Blue Pearl Software, the provider of EDA software that accelerates RTL signoff for FPGA designs, today announced it has appointed Murielle Lacombled as its Director of Sales for Southern Europe.

“By adding an experienced FPGA professional like Murielle to Southern Europe, we enhance support for our growing list of European customers, who design with FPGAs and are using them for embedded applications,” said Roger Bitter, Vice President Worldwide Sales, Blue Pearl Software. “Our customers will benefit from her responsiveness and excellent business abilities.”

“We are dedicated to providing the leading electronic and semiconductor companies in Europe with the most advanced design tools for their innovative electronic products,” noted Murielle Lacombled. “The Blue Pearl Software technology brings a unique ASIC-like verification approach to FPGA designers at the RTL level, and thus boosts design verification productivity in major FPGA design flows.”

Murielle is experienced in international sales for Electronic Design Automation (EDA), and previously worked for Cavium, MontaVista, Synplicity, as well as Cadence Design Systems.

The Blue Pearl Software Suite works with the Xilinx Vivado Design Suite running on Windows platforms. It includes linting, CDC analysis and automatic SDC generation. Its generated SDCs drive the efficiency of the synthesis and place and route phases of FPGA design implementation, and reduce iterations and overall design time. Its Visual Verification Environment™ makes it easy to use.

The company’s collaboration with Synopsys offers an optimized flow that works with Synopsys’ Synplify Pro FPGA synthesis software. Verilog, VHDL and SystemVerilog designers can automatically generate an exhaustive set of constraints that address false and multi-cycle paths that are compatible with Synopsys’ synthesis flow.

About Blue Pearl Software

Blue Pearl Software, Inc. provides EDA software that accelerates RTL signoff for FPGA designs. The company’s Blue Pearl Software Suite checks RTL designs for functional errors and automatically generates comprehensive and accurate Synopsys Design Constraints (SDC) to improve quality of results (QoR) and reduce FPGA design risks.

Visit Blue Pearl Software at http://www.bluepearlsoftware.com.



Contact:

Blue Pearl Software
Shakeel Jeeawoody, +1 408-961-0121
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy