DOLPHIN INTEGRATION announces the best noise and linearity performances on the market of its circuit for space application

Grenoble, France -- Dolphin Integration demonstrates the excellence of its expertise in design and integration services through the development of a new circuit showing performances never reached. This development was performed in the frame of the preparation of the “Loft mission”, scientific satellite of X-ray detection, in close collaboration with IRAP (Institut de Recherche en Astrophysique et Planétologie) laboratory and CNES (Centre National d’Etudes Spatiales).

This circuit aims to interface with a SDD sensor (Silicon Drift Detector). It embeds complex and low noise analogic blocs like a pre-amplifier, a shaper and a peak & hold. It offers the best noise and temperature linearity performances on the market: the noise was measured at 21.6 electrons at 25°C, which is twice better than most of this type of circuits on this market!
These performances were achieved while respecting the low power consumption constraint with a result under 320 µA at 1.8 V.
The silicon measurements are fitting perfectly the initial specification of the circuit and the simulations. They were realized on prototypes using a 180 nm technology, at temperatures between -50°C and +25°C.

“IRAP had the technical responsibility of the R&D contract signed between Dolphin Integration and the CNES for the study of this ASIC: functionality and performance specification and development follow-up. The low-noise and low-power consumption constraints were huge and the development schedule was very short (5 months). Thanks to a close collaboration with the development team of Dolphin and its efficiency, the tape-out date was respected. The noise and power consumption specifications are reached.This is a good collaboration example between a research laboratory, the CNES and the industry, which results in a high performance product. The next step of this collaboration will target an ASIC close to the instrument needs of LOFT” declared Alain Cros, ASIC project leader for the LOFT mission.

Thanks to this success, the ASIC designers of Dolphin Integration demonstrate their knowledge at the state-of-the-art and strengthen their leadership in mixed signal ASIC.

For more information, contact our Business Manager.




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy