50th DAC Tutorials Focus on Verification, Implementation and Embedded Systems

Seven Tutorials and Six Workshops to start the 50th DAC

LOUISVILLE, Colo. — (BUSINESS WIRE) — April 26, 2013 — The Design Automation Conference (DAC), celebrating its 50th year as the premier conference devoted to electronic design, design automation, embedded systems and software, will feature seven tutorials and six workshops starting on Sunday, June 2, 2013. The 50th DAC will be held at the Austin Convention Center in Austin, Texas from June 2-6, 2013.

“As in previous years, the tutorials offer an opportunity for designers and engineering professionals to upgrade their skills,” said Michael “Mac” McNamara of Adapt-IP and tutorial & workshop chair for DAC 2013. “The focus of the 2013 tutorials is on three technologies that continue to be essential for product success—verification, implementation and embedded.”

“In addition, we present six all-day workshops, gathering together experts for a deep dive into the current state of technology and research on a wide range of topics. Sessions will provide attendees new skills for immediate application to their work and research,” said Mac.

The workshops are all presented in parallel all day on Sunday, June 2nd and each is presented multiple times on Monday, June 3rd. Topics include:

Two tutorials address verification—the first on verifying complex systems (such as Flash) and the second on making verification into a continuous process rather than an event.

Three tutorials address embedded design--the first on employing tools to tame the GPU, the second on general multi-core programming, and a third that examines taming the power and thermal implications of multi-core.

The two sides of implementation are addressed in a pair of tutorials, the first outlining how to use tools implementing the IEEE 1685 standard to configure and assemble IP from multiple vendors into an SoC, and the second looking into the implications for confidence in manufacturing yield at sub-20nm processes due to the increase in variability on circuit simulation requirements.

The concise two-hour tutorials are delivered in a very accessible format and presented by experts in each field, drawn from users, manufacturers and tool suppliers. The tutorials are a great way for engineers to quickly get up to speed with new technologies.

Details of all the tutorials, including summaries and presenter biographies and room numbers, can be found at www.dac.com.

About DAC

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for Electronic Design Automation (EDA) and silicon solutions. A diverse worldwide community representing more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies. A highlight of DAC is its Exhibition and Suite area with approximately 200 of the leading and emerging EDA, silicon, IP and design services providers. The conference is sponsored by the Association for Computing Machinery (ACM), the Electronic Design Automation Consortium (EDA Consortium), and the Institute of Electrical and Electronics Engineers (IEEE), and is supported by ACM's Special Interest Group on Design Automation (SIGDA) and IEEE's Council on Electronic Design Automation (CEDA). More details are available at: www.dac.com.

Design Automation Conference acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, please contact:
Michelle Clancy: Email Contact or call 1-303-530-4334


Design Automation Conference
Michelle Clancy, 1-303-530-4334
Email Contact

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise