Blue Pearl Software Announces New Distributor for Taiwan

SAN JOSE, Calif. — (BUSINESS WIRE) — April 18, 2013Blue Pearl Software, Inc, the provider of RTL Signoff EDA software for FPGAs, announced the appointment of Kaviaz Technology Co., Ltd as its distributor in Taiwan. The Kaviaz team will provide sales and technical support of the popular Blue Pearl Software Suite in Taiwan.

"Blue Pearl Software is excited to partner with Kaviaz Technology – they are a recognized leader in Taiwan for their technical skills and technical relationship management," said Roger Bitter, Vice President Worldwide Sales, Blue Pearl Software. "Our customers will benefit from Kaviaz’s strong values to pursue the spirit of service."

The Blue Pearl Software Suite works with the Xilinx Vivado Design Suite running on Windows platforms. It includes linting, CDC analysis and automatic SDC generation. Its generated SDCs drive the efficiency of the synthesis and place and route phases of FPGA design implementation, and reduce iterations and overall design time. Its Visual Verification Environment™ makes it easy to use.

The company’s collaboration with Synopsys offers an optimized flow that works with Synopsys’ Synplify Pro FPGA synthesis software. Verilog, VHDL and SystemVerilog designers can automatically generate an exhaustive set of constraints that address false and multi-cycle paths that are compatible with Synopsys’ synthesis flow.

For information, on Blue Pearl’s longest path analysis, please click here to read our article Find and Analyze the Longest Combinational Paths, Meet Performance Goals.

About Kaviaz Technology

Kaviaz Technology Co., Ltd was established during 2008 for the purpose of providing the best support possible to high tech companies in Taiwan. With our dedicated support, we are successful in representing many EDA and IP companies in Taiwan.

Visit Kaviaz at www.kaviaztech.com

About Blue Pearl Software

Blue Pearl Software, Inc. provides RTL Signoff software that uses new and innovative technology to reduce design flow iterations and increase designer productivity early in the digital design flow. By partnering with key players of the FPGA Ecosystem, Blue Pearl Software accelerates FPGA implementation. Blue Pearl Software Suite checks RTL designs for functional errors and automatically generates comprehensive and accurate Synopsys Design Constraints (SDC) to improve quality of results (QoR) and reduce FPGA and ASIC design risks.

Visit Blue Pearl Software at http://www.bluepearlsoftware.com.



Contact:

Blue Pearl Software
Shakeel Jeeawoody, +1 408-961-0121
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Senior SW Developer for EDA Careers at San Jose, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise