Study Says 20nm SRAM Design Could Suffer from the Interplay Between Statistical Variability and Reliability

Advances a new simulation framework to enhance design and yield reliability

GLASGOW, Scotland, April 16, 2013 -- (PRNewswire) Gold Standard Simulations (GSS) revealed today that the interplay between the effects of statistical reliability and variability could adversely affect 20nm CMOS SRAM yield. The study also defined a new reliability simulation framework to predict variability and reliability impact that enhances yield.

The findings were presented in a  paper jointly authored by GSS and the University of Glasgow Device Modelling Group at the International Physics Reliability Symposium in Monterey, CA.

The research highlights the importance of the interaction between trapped charges and statistical variability in the prediction of transistor and circuit lifetimes. It also describes the development of a unique simulation framework and a set of validated tools that could greatly enhance design and yield predictions in advanced technologies.

According to the study, the interplay amongst individual trapped charges with random discrete dopants (RDD), line edge roughness (LER) and metal gate granularity (MGG) in 20nm CMOS transistors leads to wide dispersions in transistors characteristics and to gigantic random telegraph noise (RTN) amplitudes that adversely affect SRAM yield and reliability. Even a single trapped electron can disturb the information stored in an SRAM memory cell.

The new simulation framework introduced today links atomistic-scale transistor reliability simulations and circuit level SRAM simulations that focus on the interaction of individual trapped charges with key transistor variability sources.

A newly-developed Kinetic Monte Carlo (KMC) reliability simulation engine, embedded in the GSS GARAND 3D 'atomistic' simulator, enables seamless statistical simulation of Bias Temperature Instability (BTI), Random Telegraph Noise (RTN) and Trap-Assisted Tunneling (TAT), all of which critically affect contemporary and future SRAM reliability and yield.

The new KMC engine handles the dynamics of random charge trapping and de-trapping in GARAND's drift-diffusion simulation engine. This allows accurate physical modelling of the time evolution of bias and temperature-dependent transistor degradation statistics.

The results are then transferred into highly accurate time-dependant statistical compact models (using the GSS statistical compact model extractor Mystic). The GSS RandomSpice statistical circuit simulation engine captures the impact of statistical reliability on SRAM behaviour. This highly accurate process allows reliability-enhancing countermeasures to be implemented during the SRAM design process.

"The idea behind the research is not only to be able to predict failure times, but also to increase them. Hence the need for a new reliability simulation framework capable of transferring predictive atomistic simulations up to the circuit level in order to improve device and circuit reliability," explained Dr. Asen Asenov, CEO Gold Standard Simulations.

About Gold Standard Simulations

Gold Standard Simulations is the world leader in simulation of statistical variability in nano-CMOS devices. The company's services include the physical simulation of statistical variability, statistical compact model extraction and statistical circuit simulation using "push button" cluster-based technology. For more information please visit  http://www.GoldStandardSimulations.com


Contacts:

Eric Gunn Gold,
Standard Simulations,
Tel: +44 (0)7834 490803
Email Contact 

Chuck Byers,
Business Practicum,
Tel: +1-408-310-9244
Email Contact




Review Article Be the first to review this article
 True Circuits: IOT PLL

Featured Video
Editorial
More Editorial  
Upcoming Events
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
SEMICON West 2017 at Moscone Center San Francisco CA - Jul 11 - 13, 2017
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy