Atrenta to Present Assertion Synthesis Tutorial at DVCon 2013

(BUSINESS WIRE) — February 21, 2013Atrenta:

What:

Yuan Lu, Chief Verification Architect at Atrenta and inventor of Assertion Synthesis, will present a tutorial at DVCon 2013 entitled: “Visibility into the Functional Verification Process using Assertion Synthesis”
 

Who:

Yuan Lu - Atrenta Inc.
John Henri Jr. - Cadence Design Systems, Inc.
Baosheng Wang - Advanced Micro Devices, Inc.
 

When:

Thursday, February 28, 2013
1:30PM - 5:00PM | DONNER BALLROOM
 

Where:

DVCon 2013, DoubleTree Hotel, San Jose, CA
 

Why:

This tutorial consists of an overview of Assertion Synthesis by its inventor, along with use models and in-depth discussions of methodologies for Assertion Synthesis deployment at different stages in the verification cycle. Cadence Design Systems will participate, explaining how assertions, code and functional coverage at the sub-system and system level can be used to improve coverage closure and raise the level of design confidence prior to tape-out. AMD will also participate and share their experiences using assertions in areas such as performance modeling and emulation.
 

Notes:

For more details visit: http://dvcon.org/2013_event_details?id=144-8-T

About Atrenta

Atrenta’s SpyGlass® Predictive Analysis software platform significantly improves design efficiency for the world’s leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today’s consumer electronics revolution. More than two hundred companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. SpyGlass functions like an interactive guidance system for design engineers and managers, finding the fastest and least expensive path to implementation for complex SoCs.

1 | 2  Next Page »



Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy