Atrenta to Present Assertion Synthesis Tutorial at DVCon 2013

(BUSINESS WIRE) — February 21, 2013Atrenta:

What:

Yuan Lu, Chief Verification Architect at Atrenta and inventor of Assertion Synthesis, will present a tutorial at DVCon 2013 entitled: “Visibility into the Functional Verification Process using Assertion Synthesis”
 

Who:

Yuan Lu - Atrenta Inc.
John Henri Jr. - Cadence Design Systems, Inc.
Baosheng Wang - Advanced Micro Devices, Inc.
 

When:

Thursday, February 28, 2013
1:30PM - 5:00PM | DONNER BALLROOM
 

Where:

DVCon 2013, DoubleTree Hotel, San Jose, CA
 

Why:

This tutorial consists of an overview of Assertion Synthesis by its inventor, along with use models and in-depth discussions of methodologies for Assertion Synthesis deployment at different stages in the verification cycle. Cadence Design Systems will participate, explaining how assertions, code and functional coverage at the sub-system and system level can be used to improve coverage closure and raise the level of design confidence prior to tape-out. AMD will also participate and share their experiences using assertions in areas such as performance modeling and emulation.
 

Notes:

For more details visit: http://dvcon.org/2013_event_details?id=144-8-T

About Atrenta

Atrenta’s SpyGlass® Predictive Analysis software platform significantly improves design efficiency for the world’s leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today’s consumer electronics revolution. More than two hundred companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. SpyGlass functions like an interactive guidance system for design engineers and managers, finding the fastest and least expensive path to implementation for complex SoCs.

1 | 2  Next Page »



Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise