Microsemi Broadens Communications Timing Portfolio with Family of Buffers

New Solutions Support Industry's Lowest Additive Jitter Combined with Best Power Supply Noise Rejection Performance

ALISO VIEJO, Calif., Dec. 5, 2012 — (PRNewswire) — Microsemi Corporation (Nasdaq: MSCC), a leading provider of semiconductor solutions differentiated by power, security, reliability and performance, today expanded its communications timing portfolio with its first family of clock distribution differential fan-out buffers. The 28-part family of buffers supports clock rates of up to 750 megahertz (MHz); two types of outputs, low voltage positive emitter coupled logic (LVPECL) and low voltage differential signaling (LVDS); and multiple fan-out ratios. Internal and external terminations for inputs eliminate the need for external peripheral components. In addition, the ultra-low additive output jitter leaves the majority of the jitter budget to the high speed transceivers. The combination of these features results in lower bill-of-material (BOM) costs.

The new clock buffers devices are synergistic with Microsemi's broad timing portfolio and, when used together, provide customers improved board performance and complete timing solutions.

"Broadening our current timing and synchronization offering with our new buffer family allows us to offer customers a complementary building block for clock generation and synthesis products," said Maamoun Seido, vice president and business unit manager of Microsemi's timing products. "Communications is a key area of focus for Microsemi. With our investments in this area, including the acquisition of Maxim's timing, synthesis and synchronization business earlier this year, we now have the roadmaps and resources in place to capitalize on growing opportunities in this market segment."

About Microsemi's New Buffer Family

Microsemi's high-performance buffers deliver the industry's lowest additive jitter combined with best power supply noise rejection performance. This preserves signal integrity by adding ultra-low jitter and filtering noise from power supplies, resulting in better performance while simplifying engineering board design efforts. In addition, the flexible I/O structure and internal on chip input terminations eliminate the need for external components, which reduces BOM costs. Microsemi's new buffer family includes:

LVPECL Output Solutions:

Input Termination

1:2 Fan-out

QFN-16

3x3 mm

1:4 Fan-out

QFN-16

3x3 mm

1:6 Fan-out

QFN-32

5x5 mm

1:8 Fan-out

QFN-32

5x5 mm

2:6 Fan-out

QFN-32

5x5 mm

2:8 Fan-out

QFN-32

5x5 mm

External

P/N  ZL40200

P/N ZL40202

P/N  ZL40204

P/N  ZL40206

P/N  ZL40208

P/N  ZL40210

P/N  ZL40224

Internal

P/N  ZL40201

P/N  ZL40203

P/N  ZL40205

P/N  ZL40207

P/N  ZL40209

P/N  ZL40211

P/N  ZL40225

LVDS Output Solutions:

Input Termination

1:2 Fan-out

QFN-16

3x3 mm

1:4 Fan-out

QFN-16

3x3 mm

1:6 Fan-out

QFN-32

5x5 mm

1:8 Fan-out

QFN-32

5x5 mm

2:6 Fan-out

QFN-32

5x5 mm

2:8 Fan-out

QFN-32

5x5 mm

External

P/N  ZL40212

P/N ZL40214

P/N  ZL40216

P/N  ZL40218

P/N  ZL40220

P/N  ZL40222

P/N  ZL40226

Internal

P/N  ZL40213

P/N  ZL40215

P/N  ZL40217

P/N  ZL40219

P/N  ZL40221

P/N  ZL40223

P/N  ZL40227


1 | 2  Next Page »



Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy