DRPIC166X MCU, low-cost mixed with high performance

The good old fashioned PIC microcontrollers are finding their way into new applications like smartphones, gaming peripherals, audio devices and embedded solutions for eg innovative medical devices. Moreover, because the DRPIC166X has upward compatible architecture, it preserves investment in code development. And if it’s not enough, let’s just mention that DCD’s IP Core offers 1.3GHz virtual clock frequencyand consumes just 37uW/MHz.

Bytom -- 1st of December 2012 -- The DRPIC166X is alow-cost high performance 8-bit, fully static soft IP Core, intended to operate with fast (typically on-chip), dual ported memory. To fulfill modern electronics requirements, Polish IP Core has been designed with a special concern about lowest possible power consumption. It consumes just 37uW/MHz in 0.18u technology. But power consumption means nothing without reasonable performance. DRPIC166X is the pipelined Harvard RISC architecture, being 4 times faster, compared to original implementation. – PIC family is popular among many engineers due to low cost, wide availability, large user base and extensive collection of application notes – says JacekHanke, DCD’s CEO – that’s why we have not only reduced the power consumption, but also increased the performance, DRPIC166X offers 1.3 GHz virtual clock frequency in a 0.18u technological process (800 MHz virtual clock frequency in a 0.35u technology).

The DRPIC166X soft core is software-compatible with the industry standard PIC 16XXX microcontrollers. DCD’s IP Core implements an enhanced Harvard architecture (separate instruction and data memories) with independent address and data buses.

The same, it’s  4times faster compared to the standard architecture. The 14 bit program memory and 8-bit dual port data memory allow instruction fetch and data operations, to occur simultaneously. The advantage is  that  the  instruction fetch and memory transfers can be overlapped, by multi stage pipeline, so that the next instruction can be fetched from program memory, while the current instruction is executed with data from the data memory – explains Hanke. Most instructions are executed within 1 system clock period, except the instructions which directly operate on PC (GOTO, CALL, RETURN) program counter. The pipeline is being cleared and subsequently refilled at additional one clock cycle.

The DRPIC166X Microcontroller fits perfectly in applications ranging from high-speed automotive and appliance motor control, to low-power, remote transmitters/receivers, pointing devices, telecom processors or consumer electronics. Built-in power save mode, makes this IP core perfect for applications, where the power consumption aspect is critical.

The DRPIC166X is delivered with fully automated testbench , complete set of testsandDoCD on-chip hardware debugger, allowing easy package validation, at each stage of SoC design flow.

More information about DRPIC166X: http://www.dcd.pl/ipcore/82/drpic166x/

More information about PIC DoCD: http://www.dcd.pl/page/155/pic-docd/


Information about Digital Core Design:

Digital Core Design is a leading Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house. The company was founded in 1999 and since the early beginning is considered as an expert in IP Cores architecture improvements. Thousands of customers became convinced by our unique solutions and billions of people worldwide use our technology in USB, MP3 players, mobile phones and many other.

The innovativeness of DCD's IP solutions has been confirmed by over 500 licenses sold to over 300 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, OSRAM, GENERAL ELECTRIC, SILICON GRAPHICS, RAFAEL, SAGEM or GOODRICH.

More information: http://dcd.pl/page/147/about/


Contact:

Tomeq Cwienk
Digital Core Design
Tel: + 48 32 282 82 66 ext.25
Email Contact
www.dcd.pl




Review Article Be the first to review this article
Featured Video
Jobs
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy