Tanner EDA to Exhibit and Demonstrate Analog/Mixed-Signal and MEMS Tool Flows at EDSFair, Japan

MONROVIA, California – November 13, 2012 – Tanner EDA, the catalyst for innovation for the design, layout and verification of analog and mixed-signal integrated circuits (ICs), will demonstrate the company’s full flow design tools for analog, mixed-signal and MEMS design at the 13th Electronic Design and Solution Fair 2012 ( EDSFair2012) in Yokohama, Japan on November 14-16, 2012. The company also will participate in design enablement seminars with foundry partner TowerJazz.

The Japan Electronics and Information Technology Industries Association (JEITA: Kaoru Yano, Chairman; Chairman of the Board, NEC Corporation) is hosting EDSFair 2012, an exhibition and conference showcasing design solutions, design technology, design services and the EDA technology and IP solutions using them.

WHAT: Tanner EDA will give demonstrations of design tools for analog, mixed-signal ICs and MEMS

WHEN: November 14-16, 2012

WHERE:  Exhibiting in booth #205 in Pacifico Yokohama, Yokohama, Japan

About Tanner EDA

Tanner EDA provides a complete line of software solutions that drive innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity and enable a low total cost of ownership (TCO). Capability and performance are matched by low support requirements and high support capability as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

HiPer Verify, HiPer Silicon, Tanner Tools, L-Edit, S-Edit and W-Edit are trademarks of Tanner Research, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.

Media Contacts:

Japan – Yoshiko Shimogaki; Country Manager, Tanner EDA Japan; 03-3239-2840; Email Contact

 

USA -- Linda Marchant, Cayenne Communication, 919-451-0776, Email Contact

 




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy