Real Intent to Present at 2012 IEEE/ACM Workshop on CAD for Multi-Synchronous and Asynchronous Circuits and Systems

Discussing prevalence of asynchronous-clock-domain interface errors in mainstream SoC design and solutions to address it

SAN JOSE, Calif. – Nov. 6, 2012 – Real Intent, Inc., at the 2012 IEEE/ACM Workshop on CAD for Multi-Synchronous and Asynchronous Circuits and Systems (MSCAS) – a forum to discuss current challenges of asynchronous design.

Who:
Pranav Ashar, chief technology officer at Real Intent

What:
Will speak on: “ Async in the Mainstream, More Prevalent Than You Might Think,” in the Clock Domain Crossing session. With the asynchronous paradigm very much a part of mainstream design – and a key issue for designing and manufacturing the typical SOC today – Dr. Ashar will discuss the problem of increased field failures caused by asynchronous-clock-domain interface errors, and solutions being developed to address it. 

When/Where:
Thursday, Nov. 8, 2012, 10:55-11:20 a.m., Market 1 & 2, Hilton San Jose, 300 Almaden Blvd., San Jose, CA 95110.
For details on this one day workshop, visit: http://iccad.com/2012_event_details?id=149-4-W

About Real Intent
Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive CDC verification, advanced RTL analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Press contact:
Sarah Miller for Real Intent
ThinkBold Corporate Communications
231-264-8636
Email Contact




Review Article Be the first to review this article

ALDEC:

Featured Video
Editorial
More Editorial  
Jobs
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
SoC Design Engineer for Intel at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy