Real Intent to Present at 2012 IEEE/ACM Workshop on CAD for Multi-Synchronous and Asynchronous Circuits and Systems

Discussing prevalence of asynchronous-clock-domain interface errors in mainstream SoC design and solutions to address it

SAN JOSE, Calif. – Nov. 6, 2012 – Real Intent, Inc., at the 2012 IEEE/ACM Workshop on CAD for Multi-Synchronous and Asynchronous Circuits and Systems (MSCAS) – a forum to discuss current challenges of asynchronous design.

Who:
Pranav Ashar, chief technology officer at Real Intent

What:
Will speak on: “ Async in the Mainstream, More Prevalent Than You Might Think,” in the Clock Domain Crossing session. With the asynchronous paradigm very much a part of mainstream design – and a key issue for designing and manufacturing the typical SOC today – Dr. Ashar will discuss the problem of increased field failures caused by asynchronous-clock-domain interface errors, and solutions being developed to address it. 

When/Where:
Thursday, Nov. 8, 2012, 10:55-11:20 a.m., Market 1 & 2, Hilton San Jose, 300 Almaden Blvd., San Jose, CA 95110.
For details on this one day workshop, visit: http://iccad.com/2012_event_details?id=149-4-W

About Real Intent
Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive CDC verification, advanced RTL analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Press contact:
Sarah Miller for Real Intent
ThinkBold Corporate Communications
231-264-8636
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Upcoming Events
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
SEMICON West 2017 at Moscone Center San Francisco CA - Jul 11 - 13, 2017
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy